aboutsummaryrefslogtreecommitdiff
path: root/tcl/target/lpc1850.cfg
blob: 94aec38fef3b66f6699397cd79f59accc08da396 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

adapter_khz 500

if { [info exists CHIPNAME] } {
	set _CHIPNAME $CHIPNAME
} else {
	set _CHIPNAME lpc1850
}

if { [info exists ENDIAN] } {
   set _ENDIAN $ENDIAN
} else {
   set _ENDIAN little
}
#
# M3 JTAG mode TAP
#
if { [info exists M3_JTAG_TAPID] } {
   set _M3_JTAG_TAPID $M3_JTAG_TAPID
} else {
   set _M3_JTAG_TAPID 0x4ba00477
}

jtag newtap $_CHIPNAME m3 -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_M3_JTAG_TAPID

set _TARGETNAME $_CHIPNAME.m3
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME

# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
cortex_m reset_config sysresetreq