index
:
bryan.odonoghue/mbl-atf.git
master
[no description]
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
lib
/
aarch64
/
arch.h
Age
Commit message (
Expand
)
Author
2017-03-28
Merge pull request #879 from Summer-ARM/sq/mt-support
davidcunado-arm
2017-03-27
ARM platforms: Add support for MT bit in MPIDR
Summer Qin
2017-03-08
Add dynamic region support to xlat tables lib v2
Antonio Nino Diaz
2017-02-15
Disable secure self-hosted debug via MDCR_EL3/SDCR
dp-arm
2017-01-30
Report errata workaround status to console
Jeenu Viswambharan
2016-12-13
Add PLAT_xxx_ADDR_SPACE_SIZE definitions
Antonio Nino Diaz
2016-11-09
Reset debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCR
David Cunado
2016-10-14
Unify SCTLR initialization for AArch32 normal world
Soby Mathew
2016-08-23
Automatically select initial xlation lookup level
Antonio Nino Diaz
2016-08-09
Move SIZE_FROM_LOG2_WORDS macro to utils.h
Soby Mathew
2016-04-13
Refactor the xlat_tables library code
Soby Mathew
2016-03-30
Add ISR_EL1 to crash report
Gerald Lejeune
2016-03-03
Extend memory attributes to map non-cacheable memory
Sandrine Bailleux
2015-11-26
Add ARM GICv3 driver without support for legacy operation
Achin Gupta
2015-11-13
Add missing RES1 bit in SCTLR_EL1
Vikram Kanigiri
2015-04-27
Remove use of PLATFORM_CACHE_LINE_SIZE
Dan Handley
2015-03-16
Use ARM CCI driver on FVP and Juno platforms
Vikram Kanigiri
2014-12-04
Fix the array size of mpidr_aff_map_nodes_t.
Soby Mathew
2014-10-29
Apply errata workarounds only when major/minor revisions match.
Soby Mathew
2014-09-16
Initialize SCTLR_EL1 based on MODE_RW bit
Jens Wiklander
2014-08-21
Juno: Implement initial platform port
Sandrine Bailleux
2014-08-20
Add support for selected Cortex-A57 errata workarounds
Soby Mathew
2014-08-20
Add CPU specific crash reporting handlers
Soby Mathew
2014-08-20
Add CPU specific power management operations
Soby Mathew
2014-08-20
Introduce framework for CPU specific operations
Soby Mathew
2014-07-28
Simplify management of SCTLR_EL3 and SCTLR_EL1
Achin Gupta
2014-07-09
Calculate TCR bits based on VA and PA
Lin Ma
2014-06-23
Initialise CPU contexts from entry_point_info
Andrew Thoelke
2014-06-10
Make system register functions inline assembly
Andrew Thoelke
2014-05-23
Split platform.h into separate headers
Dan Handley
2014-05-22
Use secure timer to generate S-EL1 interrupts
Achin Gupta
2014-05-22
Add context library API to change a bit in SCR_EL3
Achin Gupta
2014-05-22
Introduce macros to manipulate the SPSR
Vikram Kanigiri
2014-05-06
Reduce deep nesting of header files
Dan Handley
2014-05-06
Separate BL functions out of arch.h
Dan Handley
2014-05-06
Move include and source files to logical locations
Dan Handley
[prev]