1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/*
* arch/aarch64/ns.S - code to initialise everything required when first booting non-secure.
*
* Copyright (C) 2013 ARM Limited. All rights reserved.
*
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE.txt file.
*/
#define PL011_UARTIBRD 0x24
#define PL011_UARTFBRD 0x28
#define PL011_UART_LCR_H 0x2c
#define PL011_UARTCR 0x30
#define V2M_SYS_CFGDATA 0xa0
#define V2M_SYS_CFGCTRL 0xa4
.text
.globl ns_init_system
ns_init_system:
/*
* UART initialisation (38400 8N1)
*/
ldr x4, =UART_BASE
mov w5, #0x10
str w5, [x4, #PL011_UARTIBRD]
str wzr, [x4, #PL011_UARTFBRD]
/* set parameters to 8N1 and enable the FIFOs */
mov w5, #0x70
str w5, [x4, #PL011_UART_LCR_H]
/* enable the UART, TXen and RXen */
mov w5, #0x301
str w5, [x4, #PL011_UARTCR]
/*
* CLCD output site MB
*/
ldr x4, =SYSREGS_BASE
ldr w5, =(1 << 31) | (1 << 30) | (7 << 20) | (0 << 16) // START|WRITE|MUXFPGA|SITE_MB
str wzr, [x4, #V2M_SYS_CFGDATA]
str w5, [x4, #V2M_SYS_CFGCTRL]
ret
.ltorg
|
