1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* SPDX-License-Identifier: BSD-2-Clause */
/*
* Copyright 2017 NXP
*/
#include <arm.h>
#include <arm32_macros.S>
#include <asm.S>
#include <kernel/cache_helpers.h>
FUNC psci_disable_smp, :
UNWIND( .fnstart)
read_actlr r0
bic r0, r0, #ACTLR_SMP
write_actlr r0
isb
bx lr
UNWIND( .fnend)
END_FUNC psci_disable_smp
FUNC psci_enable_smp, :
UNWIND( .fnstart)
read_actlr r0
orr r0, r0, #ACTLR_SMP
write_actlr r0
isb
bx lr
UNWIND( .fnend)
END_FUNC psci_enable_smp
FUNC psci_armv7_cpu_off, :
UNWIND( .fnstart)
push {r12, lr}
UNWIND( .save {r12, lr})
mov r0, #DCACHE_OP_CLEAN_INV
bl dcache_op_all
/* Disable Cache */
read_sctlr r0
bic r0, r0, #SCTLR_C
write_sctlr r0
isb
dsb
mov r0, #DCACHE_OP_CLEAN_INV
bl dcache_op_all
clrex
bl psci_disable_smp
pop {r12, pc}
UNWIND( .fnend)
END_FUNC psci_armv7_cpu_off
|
