aboutsummaryrefslogtreecommitdiff
path: root/product/rddaniel/include/scp_system_mmap.h
diff options
context:
space:
mode:
Diffstat (limited to 'product/rddaniel/include/scp_system_mmap.h')
-rw-r--r--product/rddaniel/include/scp_system_mmap.h53
1 files changed, 53 insertions, 0 deletions
diff --git a/product/rddaniel/include/scp_system_mmap.h b/product/rddaniel/include/scp_system_mmap.h
new file mode 100644
index 00000000..ef8e2799
--- /dev/null
+++ b/product/rddaniel/include/scp_system_mmap.h
@@ -0,0 +1,53 @@
+/*
+ * Arm SCP/MCP Software
+ * Copyright (c) 2017-2019, Arm Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef SCP_SYSTEM_MMAP_H
+#define SCP_SYSTEM_MMAP_H
+
+#include <scp_rddaniel_mmap.h>
+
+#define SCP_PLAT_BASE (SCP_SYS0_BASE + 0x3FFE0000)
+
+#define SCP_PLL_BASE (SCP_EXPANSION2_BASE + 0x01000000)
+
+#define SCP_PLL_SYSPLL (SCP_PLL_BASE)
+#define SCP_PLL_CLUS0 (SCP_PLL_BASE + 0x00000004)
+#define SCP_PLL_CLUS1 (SCP_PLL_BASE + 0x00000008)
+#define SCP_PLL_DMC (SCP_PLL_BASE + 0x00000010)
+#define SCP_PLL_INTERCONNECT (SCP_PLL_BASE + 0x00000020)
+
+#define SCP_PLL_CPU0 (SCP_PLL_BASE + 0x00000100)
+#define SCP_PLL_CPU1 (SCP_PLL_BASE + 0x00000104)
+#define SCP_PLL_CPU2 (SCP_PLL_BASE + 0x00000108)
+#define SCP_PLL_CPU3 (SCP_PLL_BASE + 0x0000010C)
+#define SCP_PLL_CPU4 (SCP_PLL_BASE + 0x00000110)
+#define SCP_PLL_CPU5 (SCP_PLL_BASE + 0x00000114)
+#define SCP_PLL_CPU6 (SCP_PLL_BASE + 0x00000118)
+#define SCP_PLL_CPU7 (SCP_PLL_BASE + 0x0000011C)
+#define SCP_PLL_CPU8 (SCP_PLL_BASE + 0x00000120)
+#define SCP_PLL_CPU9 (SCP_PLL_BASE + 0x00000124)
+#define SCP_PLL_CPU10 (SCP_PLL_BASE + 0x00000128)
+#define SCP_PLL_CPU11 (SCP_PLL_BASE + 0x0000012c)
+#define SCP_PLL_CPU12 (SCP_PLL_BASE + 0x00000130)
+#define SCP_PLL_CPU13 (SCP_PLL_BASE + 0x00000134)
+#define SCP_PLL_CPU14 (SCP_PLL_BASE + 0x00000138)
+#define SCP_PLL_CPU15 (SCP_PLL_BASE + 0x0000013c)
+
+#define SCP_DDR_PHY0 (SCP_SYS0_BASE + 0x3FB60000)
+#define SCP_DDR_PHY1 (SCP_SYS0_BASE + 0x3FB70000)
+#define SCP_DDR_PHY2 (SCP_SYS0_BASE + 0x3FB80000)
+#define SCP_DDR_PHY3 (SCP_SYS0_BASE + 0x3FB90000)
+
+#define SCP_DMC0 (SCP_MEMORY_CONTROLLER + 0x00000000)
+#define SCP_DMC1 (SCP_MEMORY_CONTROLLER + 0x00100000)
+#define SCP_DMC2 (SCP_MEMORY_CONTROLLER + 0x00200000)
+#define SCP_DMC3 (SCP_MEMORY_CONTROLLER + 0x00300000)
+
+#define SCP_SENSOR_SOC_TEMP (SCP_PLAT_BASE + 0x00000080)
+#define SCP_PLATFORM_ID (SCP_PLAT_BASE + 0x000000E0)
+
+#endif /* SCP_SYSTEM_MMAP_H*/