summaryrefslogtreecommitdiff
path: root/Silicon/Socionext
AgeCommit message (Expand)Author
2019-08-08NetsecDxe: SnpInitialize() waits for media linking upSatoru Okamoto
2019-08-08NetsecDxe: put phy in loopback mode to guarantee stable RXCLK inputSatoru Okamoto
2019-08-08NetsecDxe: embed phy address into NETSEC SDK internal structureSatoru Okamoto
2019-05-29Silicon/SynQuacer: add ACPI description of second SPI controllerArd Biesheuvel
2019-05-29Silicon/SynQuacer: add missing SPI controller interrupt lines to DTArd Biesheuvel
2019-05-17Silicon/Socionext: Replace BSD License with BSD+Patent LicenseMichael D Kinney
2019-05-03Silicon/SynQuacer: add ACPI description of GPIO controller and power buttonArd Biesheuvel
2019-02-15Silicon/SynQuacer/Stage2Tables: fix build for cross compile from x86Ard Biesheuvel
2019-02-11Silicon/Socionext: use variable attributes from Uefi/UefiMultiPhase.hLeif Lindholm
2019-01-21Silicon/SynQuacer/Fip006Dxe: use proper accessor for unaligned accessArd Biesheuvel
2019-01-21Silicon/SynQuacer/Fip006Dxe: implement standalone MM variantArd Biesheuvel
2019-01-21Silicon/SynQuacer/Fip006Dxe: factor out DXE specific piecesArd Biesheuvel
2019-01-17Silicon/SynQuacer/Fip006Dxe: drop block I/O and disk I/O routinesArd Biesheuvel
2019-01-16Silicon/SynQuacer/Stage2Tables: fix 32-bit buildArd Biesheuvel
2019-01-16Silicon/SynQuacerMemoryInitPeiLib: fix 32-bit buildArd Biesheuvel
2019-01-16Silicon/SynQuacerMemoryInitPeiLib: don't map memory above MAX_ALLOC_ADDRESSArd Biesheuvel
2019-01-16Silicon/SynQuacerPciHostBridgeLib: fix MMIO32-only configurationArd Biesheuvel
2019-01-16Silicon/SynQuacer/OpteeRngDxe: fix 32-bit buildArd Biesheuvel
2019-01-16Silicon/SynQuacer/NetsecDxe: fix 32-bit buildArd Biesheuvel
2019-01-15Silicon/SynQuacer: add support for DEBUG output on second UARTArd Biesheuvel
2019-01-15Silicon/SynQuacer/AcpiTables: expose second UART to the OSArd Biesheuvel
2019-01-15Silicon/SynQuacer/AcpiTables: don't use PCD for PL011 baseArd Biesheuvel
2018-12-20Silicon/SynQuacer: add OP-TEE based RNG driverSumit Garg
2018-11-26Silicon/SynQuacer: drop per-bank NOR flash GUIDsArd Biesheuvel
2018-11-20Silicon/SynQuacer/PlatformDxe: adjust to updated SdMmcOverrideMarcin Wojtas
2018-11-19Silicon/SynQuacer: remove bogus PL011 _HID from DSDT ACPI tableArd Biesheuvel
2018-11-19Silicon/SynQuacerPciCpuIo2Dxe: fix PCIe I/O translationArd Biesheuvel
2018-10-12Silicon/SynQuacer/AcpiTables: add NETSEC/eMMC SMMU to the IORTArd Biesheuvel
2018-08-02Silicon/SynQuacer: Add status property in PCIe & SDHC DT nodesSumit Garg
2018-08-02Silicon/SynQuacer: add optional OP-TEE DT nodeSumit Garg
2018-06-26Silicon/SynQuacer: add preliminary support for PCIe MMIO32 translationArd Biesheuvel
2018-06-15Silicon/NorFlashSynQuacerLib: describe entire firmware region as FVArd Biesheuvel
2018-06-15Silicon/SynQuacerPlatformFlashAccessLib: relax FV address checkArd Biesheuvel
2018-06-07Silicon/SynQuacer/DeviceTree: increase GICV region to 64 KBArd Biesheuvel
2018-06-07Silicon/SynQuacer: make lowest supported f/w version PCD configurableArd Biesheuvel
2018-06-06SynQuacer/PlatformFlashAccessLib: Add progress APIKinney, Michael D
2018-06-01Silicon/Socionext/SynQuacer/Stage2Tables: add north SMMU level 3 tableArd Biesheuvel
2018-06-01Silicon/SynQuacerPlatformFlashAccessLib: skip empty blocksArd Biesheuvel
2018-06-01Silicon/SynQuacerPlatformFlashAccessLib: don't dereference FVB header fieldsArd Biesheuvel
2018-06-01Silicon/SynQuacerPlatformFlashAccessLib: fix return value on no FVB foundArd Biesheuvel
2018-05-31Silicon/SynQuacerPciHostBridgeLib: add workaround for PCIe MMIO64Masahisa KOJIMA
2018-05-31Silicon/Socionext/SynQuacerPciHostBridgeLib: DEPEX on variable protocolArd Biesheuvel
2018-05-22Silicon/SynQuacer: drop BEFORE depex for varstore formattingArd Biesheuvel
2018-05-22Silicon/SynQuacer/PlatformDxe: depex on gEfiVariableArchProtocolGuidArd Biesheuvel
2018-05-22Silicon/SynQuacer/NetsecDxe: Add polling function to reinitialize GMACMasahisa KOJIMA
2018-04-27Silicon/SynQuacer: add PPTT ACPI table to describe cache topologyArd Biesheuvel
2018-04-27Silicon/SynQuacer/DeviceTree: use more specific PMU 'compatible stringArd Biesheuvel
2018-04-26Silicon/Socionext/SynQuacer: update PHY reference clock rateArd Biesheuvel
2018-04-19Silicon/SynQuacer/NetsecDxe: fix buffer allocation bugArd Biesheuvel
2018-03-15Silicon/SynQuacer: add cache topology information to device treeArd Biesheuvel
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 11:20:27 +0000