summaryrefslogtreecommitdiff
path: root/components
diff options
context:
space:
mode:
authorYvan Roux <yvan.roux@linaro.org>2014-07-17 16:07:24 +0200
committerYvan Roux <yvan.roux@linaro.org>2014-07-17 16:07:24 +0200
commitbb16eef4c0f083d1d3159303f5f08c1560e39b5a (patch)
treed9800b713e4498b017046a7eb30a84b91cd6f2ab /components
parent900050e1b50acc4c1ac70c1fa758d0fb3006368e (diff)
Toolchain sources: Update release notes for gcc-linaro-4.9-2014.07.
Diffstat (limited to 'components')
-rw-r--r--components/toolchain/gcc-linaro/4.9/README.textile79
1 files changed, 32 insertions, 47 deletions
diff --git a/components/toolchain/gcc-linaro/4.9/README.textile b/components/toolchain/gcc-linaro/4.9/README.textile
index d7233e7..c751203 100644
--- a/components/toolchain/gcc-linaro/4.9/README.textile
+++ b/components/toolchain/gcc-linaro/4.9/README.textile
@@ -1,56 +1,41 @@
-p. The Linaro Toolchain Working Group (TCWG) announces the 2014.06-1 release of the Linaro GCC 4.9 source package. This is a respin of the 2014.06 release which fixes some issues on AArch64 big-endian and in AArch64 libjava.
+p. The Linaro Toolchain Working Group (TCWG) is pleased to announce the 2014.07 stable release of the Linaro GCC 4.9 source package.
-h4. Changes in this GCC source package release include:
-
-* Updates to GCC 4.9.1-pre+svn211964
-* Revert backport of [AArch64] Define TARGET_FLAGS_REGNUM.
-* Backport of [AArch64] Cost model improvements.
-
-h4. Please find the original 2014.06 release notes below:
-
-p. The Linaro Toolchain Working Group (TCWG) is pleased to announce the 2014.06 stable release of the Linaro GCC 4.9 source package.
-
-p. Linaro GCC 4.9 2014.06 is the third Linaro GCC source package release in the 4.9 series. It is based on FSF GCC 4.9.1-pre+svn211054 and includes performance improvements and bug fixes.
+p. Linaro GCC 4.9 2014.07 is the fourth Linaro GCC source package release in the 4.9 series. It is based on FSF GCC 4.9.1-pre+svn212419 and includes performance improvements and bug fixes.
p. With the imminent release of ARMv8 hardware and the recent release of the GCC 4.9 compiler the Linaro TCWG will be focusing on stabilization and performance of the compiler as the FSF GCC compiler approaches version 4.9.1. The Linaro TCWG will provide monthly stable[1] source package releases until FSF GCC 4.9.1 is released. At that point Linaro GCC 4.9 will merge in FSF GCC 4.9.1 and, release Linaro GCC 4.9.1, and then return to a schedule of stable quarterly releases and monthly engineering[2] releases.
h4. Interesting changes in this GCC source package release include:
-* Updates to GCC 4.9.1-pre+svn211054
-* Backport of [AArch32] PR rtl-optimization/60663
-* Backport of [AArch32] Suppress Redundant Flag Setting for Cortex-A15.
-* Backport of [AArch32] Support ORN for DIMode.
-* Backport of [AArch32] Optimise NotDI AND/OR ZeroExtendSI for ARMv7A.
-* Backport of [AArch32] Allow any register for DImode values in Thumb2.
-* Backport of [AArch32] Initialize new tune_params values.
-* Backport of [AArch32] Initialise T16-related fields in Cortex-A8 tuning struct.
-* Backport of [AArch32] Enable tail call optimization for long call.
-* Backport of [AArch64] TRY_EMPTY_VM_SPACE Change for ILP32.
-* Backport of [AArch64] Fix TLS for ILP32.
-* Backport of [AArch64] vrnd<*>_f64 patch.
-* Backport of [AArch64] Fix possible wrong code generation when comparing DImode values.
-* Backport of [AArch64] Add a space to memory asm code between base register and offset.
-* Backport of [AArch64] Fix aarch64_initial_elimination_offset calculation.
-* Backport of [AArch64] vqneg and vqabs intrinsics implementation.
-* Backport of [AArch64] Vreinterpret re-implemention.
-* Backport of [AArch64] Define TARGET_FLAGS_REGNUM.
-* Backport of [AArch64] Merge longlong.h from glibc tree.
-* Backport of [AArch64] add, sub, mul in TImode.
-* Backport of [AArch64] Add handling of bswap operations in rtx costs.
-* Backport of [AArch64] Fully support rotate on logical operations.
-* Backport of [AArch64] Use standard patterns for stack protection.
-* Backport of [AArch64] VDUP Testcases.
-* Backport of [AArch64] Vectorise bswap[16,32,64].
-* Backport of [AArch64] Enable TBL for big-endian.
-* Backport of [AArch64] Reverse TBL indices for big-endian.
-* Backport of [AArch64] Relax modes_tieable_p and cannot_change_mode_class.
-* Backport of [AArch64] Improve vst4_lane intrinsics.
-* Backport of [AArch64] Rewrite and tests ZIP Intrinsics.
-* Backport of [AArch64] libitm Enabled.
-* Backport of [AArch64] Support full addressing modes for ldr/str in vectorization scenarios
-* Backport of [AArch32/AArch64] rtx costs (FMA, Cortex-A8, ...).
-* Backport of Fix warning in libgfortran configure script.
-* Backport of Remove PUSH_ARGS_REVERSED from the RTL expander.
+* Updates to GCC 4.9.1-pre+svn212419
+* Backport of [AArch32] Wrap long literals in HOST_WIDE_INT_C in aarch-common.c
+* Backport of [AArch32] Rewrite TLC Intrinsics.
+* Backport of [AArch32] Remove vzip, vuzp, vtrn builtins and cleanup
+* Backport of [AArch32] Use enum name instead of integer value for PARAM_SCHED_PRESSURE_ALGORITHM.
+* Backport of [AArch32] Vectorise bswap*
+* Backport of [AArch32] Fix PR/61331
+* Backport of [AArch32] Fix PR target/61154
+* Backport of [AArch32] Use mov_imm type for movw operations consistently
+* Backport of [AArch32] Remove XFmode from ARM backend.
+* Backport of [AArch64] Rewrite REV Intrinsics.
+* Backport of [AArch64] Implement HARD_REGNO_CALLER_SAVE_MODE.
+* Backport of [AArch64] Support tail indirect function call.
+* Backport of [AArch64] Fix stack protector for ILP32
+* Backport of [AArch64] ILP32 dynamic linker
+* Backport of [AArch64] Correct signedness of builtins, remove casts from arm_neon.h
+* Backport of [AArch64] clarify stack layout diagram
+* Backport of [AArch64] Implement movmem for the benefit of inline memcpy
+* Backport of [AArch64] Fix REG_CFA_RESTORE mode.
+* Backport of [AArch64] Fix layout of frame layout code.
+* Backport of [AArch64] Fix some reg-to-reg move scheduler types.
+* Backport of [AArch64] Implement CRC32 ACLE intrinsics + testsuite.
+* Backport of [AArch64] Implement ADD in vector registers for 32-bit scalar values.
+* Backport of [AArch32/AArch64] TARGET_ATOMIC_ASSIGN_EXPAND_FENV AArch64
+* Backport of [AArch32/AArch64] Use signed chars in gcc.dg/pr60114.c.
+* Backport of [AArch32/AArch64] Rewrite UZP Intrinsics.
+* Backport of [AArch32/AArch64] Rewrite TRN Intrinsics.
+* Backport of [AArch32/AArch64] Rewrite EXT Intrinsics.
+* Backport of [genattrtab] Fix memory corruption, allocate enough memory for all bypassed reservations
+* Backport of Fix PR c/60114
h4. Feedback and Support