aboutsummaryrefslogtreecommitdiff
path: root/gcc/testsuite/gcc.target
AgeCommit message (Expand)Author
2023-10-26LoongArch:Enable vcond_mask_mn expanders for SF/DF modes.Jiahao Xu
2023-10-25AArch64: Improve immediate generationWilco Dijkstra
2023-10-25i386: Narrow test instructions with immediate operands [PR111698]Uros Bizjak
2023-10-25LoongArch: Implement __builtin_thread_pointer for TLS.chenxiaolong
2023-10-24testsuite: Fix gcc.target/arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.cChristophe Lyon
2023-10-24RISC-V: Fix ICE of RVV vget/vset intrinsic[PR111935]xuli
2023-10-24RISC-V: Fix ICE of RTL CHECK on VSETVL PASS[PR111947]Juzhe-Zhong
2023-10-23vect: Allow same precision for bit-precision conversions.Robin Dapp
2023-10-23RISC-V: Add popcount fallback expander.Robin Dapp
2023-10-23convert_to_complex vs invalid_conversion [PR111903]Andrew Pinski
2023-10-23RISC-V: Fix ICE for the fusion case from vsetvl to scalar move[PR111927]Juzhe-Zhong
2023-10-23RISC-V: Remove unnecessary asm check for vec cvtPan Li
2023-10-23LoongArch: Use explicit relocs for addresses only used for one load or store ...Xi Ruoyao
2023-10-23LoongArch: Use explicit relocs for TLS access with -mexplicit-relocs=autoXi Ruoyao
2023-10-23LoongArch: Use explicit relocs for GOT access when -mexplicit-relocs=auto and...Xi Ruoyao
2023-10-23RISC-V: Remove unnecessary asm check for binop constraintPan Li
2023-10-23RISC-V: Remove unnecessary asm check for rounding autovecPan Li
2023-10-23i386: Prevent splitting to xmm16+ when !TARGET_AVX512VLHaochen Jiang
2023-10-23Avoid compile time hog on vect_peel_nonlinear_iv_init for nonlinear induction...liuhongt
2023-10-22aarch64: Emit csinv again for `a ? ~b : b` [PR110986]Andrew Pinski
2023-10-22RISC-V: Prohibit combination of 'E' and 'H'Tsukasa OI
2023-10-21RISC-V: Support partial VLS mode when preference fixed-vlmax [PR111857]Pan Li
2023-10-21PR 106245: Split (x<<31)>>31 as -(x&1) in i386.mdRoger Sayle
2023-10-20Fix testcases that are raised by support -mevex512Hu, Lin1
2023-10-20RISC-V: Refactor and cleanup vsetvl passLehua Ding
2023-10-19aarch64, testsuite: Fix up pr71727.cAlex Coplan
2023-10-19aarch64, testsuite: Tweak sve/pcs/args_9.c to allow stpsAlex Coplan
2023-10-19aarch64, testsuite: Prevent stp in lr_free_1.cAlex Coplan
2023-10-19x86: Correct ISA enabled for clients since Arrow LakeHaochen Jiang
2023-10-19LoongArch:Implement vec_widen standard names.Jiahao Xu
2023-10-19LoongArch:Implement avg and sad standard names.Jiahao Xu
2023-10-18tree-ssa-math-opts: Fix up match_uaddc_usubc [PR111845]Jakub Jelinek
2023-10-18middle-end: Fold vec_cond into conditional ternary or binary operation when s...Tamar Christina
2023-10-18RISC-V: Optimize consecutive permutation index pattern by vrgather.vi/vxJuzhe-Zhong
2023-10-18Initial Panther Lake SupportHaochen Jiang
2023-10-18Initial Clearwater Forest SupportHaochen Jiang
2023-10-18Support 32/64-bit vectorization for _Float16 fma related operations.liuhongt
2023-10-18RISC-V: Enable more tests for dynamic LMUL and bug fix[PR111832]Juzhe-Zhong
2023-10-17aarch64: Put LR save slot first in more casesRichard Sandiford
2023-10-17aarch64: Use vecs to store register save orderRichard Sandiford
2023-10-17RISC-V/testsuite/pr111466.c: update test and expected outputVineet Gupta
2023-10-17RISC-V: Fix failed testcase when use -cmodel=medanyLehua Ding
2023-10-16expr: don't clear SUBREG_PROMOTED_VAR_P flag for a promoted subreg [target/11...Vineet Gupta
2023-10-17LoongArch: Fix vec_initv32qiv16qi template to avoid ICE.Chenghui Pan
2023-10-16i386: Allow -mlarge-data-threshold with -mcmodel=largeUros Bizjak
2023-10-16RISC-V/testsuite: add a default march (lacking zfa) to some fp testsVineet Gupta
2023-10-16Implement new RTL optimizations pass: fold-mem-offsetsManolis Tsamis
2023-10-16Support 32/64-bit vectorization for conversion between _Float16 and integer/f...liuhongt
2023-10-16Enable vectorization for V2HF/V4HF rounding operations and sqrt.liuhongt
2023-10-13OMP SIMD inbranch call vectorization for AVX512 style masksRichard Biener