summaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-11-03Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingRichard Henderson
2021-11-03Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson
2021-11-03Merge remote-tracking branch 'remotes/rth/tags/pull-arm-20211102-2' into stagingRichard Henderson
2021-11-03Merge remote-tracking branch 'remotes/berrange/tags/hmp-x-qmp-620-pull-reques...Richard Henderson
2021-11-02Merge remote-tracking branch 'remotes/philmd/tags/mips-20211102' into stagingRichard Henderson
2021-11-02hvf: arm: Ignore cache operations on MMIOAlexander Graf
2021-11-02target/arm: Use tcg_constant_i32() in gen_rev16()Philippe Mathieu-Daudé
2021-11-02target/arm: Use tcg_constant_i64() in do_sat_addsub_64()Philippe Mathieu-Daudé
2021-11-02target/arm: Use the constant variant of store_cpu_field() when possiblePhilippe Mathieu-Daudé
2021-11-02target/arm: Introduce store_cpu_field_constant() helperPhilippe Mathieu-Daudé
2021-11-02target/arm: Use tcg_constant_i32() in op_smlad()Philippe Mathieu-Daudé
2021-11-02target/arm: Advertise MVE to gdb when presentPeter Maydell
2021-11-02monitor: remove 'info ioapic' HMP commandDaniel P. Berrangé
2021-11-02KVM: SVM: add migration support for nested TSC scalingMaxim Levitsky
2021-11-02target/mips: Remove obsolete FCR0_HAS2008 comment on P5600 CPUPhilippe Mathieu-Daudé
2021-11-02target/mips: Fix Loongson-3A4000 MSAIR config registerPhilippe Mathieu-Daudé
2021-11-02target/mips: Remove one MSA unnecessary decodetree overlap groupPhilippe Mathieu-Daudé
2021-11-02target/mips: Remove generic MSA opcodePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert CTCMSA opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert CFCMSA opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA MOVE.V opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA COPY_S and INSERT opcodes to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA COPY_U opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA ELM instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3R instruction format to decodetree (part 4/4)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3R instruction format to decodetree (part 3/4)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3R instruction format to decodetree (part 2/4)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3R instruction format to decodetree (part 1/4)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3RF instruction format to decodetree (DF_WORD)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 3RF instruction format to decodetree (DF_HALF)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA VEC instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 2R instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA FILL opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 2RF instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA load/store instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA I8 instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA SHF opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA BIT instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA I5 instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA LDI opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Rename sa16 -> sa, bz_df -> bz -> bz_vPhilippe Mathieu-Daudé
2021-11-02target/mips: Use enum definitions from CPUMIPSMSADataFormat enumPhilippe Mathieu-Daudé
2021-11-02target/mips: Have check_msa_access() return a booleanPhilippe Mathieu-Daudé
2021-11-02target/mips: Use dup_const() to simplifyPhilippe Mathieu-Daudé
2021-11-02target/mips: Adjust style in msa_translate_init()Philippe Mathieu-Daudé
2021-11-02target/mips: Fix MSA MSUBV.B opcodePhilippe Mathieu-Daudé
2021-11-02target/mips: Fix MSA MADDV.B opcodePhilippe Mathieu-Daudé
2021-11-02target/sparc: Set fault address in sparc_cpu_do_unaligned_accessRichard Henderson
2021-11-02target/sparc: Split out build_sfsrRichard Henderson
2021-11-02target/sparc: Remove DEBUG_UNALIGNEDRichard Henderson