summaryrefslogtreecommitdiff
path: root/target/mips/tcg
AgeCommit message (Expand)Author
2021-11-02target/mips: Convert MSA 3RF instruction format to decodetree (DF_HALF)Philippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA VEC instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 2R instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA FILL opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA 2RF instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA load/store instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA I8 instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA SHF opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA BIT instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA I5 instruction format to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Convert MSA LDI opcode to decodetreePhilippe Mathieu-Daudé
2021-11-02target/mips: Rename sa16 -> sa, bz_df -> bz -> bz_vPhilippe Mathieu-Daudé
2021-11-02target/mips: Use enum definitions from CPUMIPSMSADataFormat enumPhilippe Mathieu-Daudé
2021-11-02target/mips: Have check_msa_access() return a booleanPhilippe Mathieu-Daudé
2021-11-02target/mips: Use dup_const() to simplifyPhilippe Mathieu-Daudé
2021-11-02target/mips: Adjust style in msa_translate_init()Philippe Mathieu-Daudé
2021-11-02target/mips: Fix MSA MSUBV.B opcodePhilippe Mathieu-Daudé
2021-11-02target/mips: Fix MSA MADDV.B opcodePhilippe Mathieu-Daudé
2021-11-02target/mips: Make mips_cpu_tlb_fill sysemu onlyRichard Henderson
2021-10-18target/mips: Remove unused TCG temporary in gen_mipsdsp_accinsn()Philippe Mathieu-Daudé
2021-10-18target/mips: Fix DEXTRV_S.H DSP opcodePhilippe Mathieu-Daudé
2021-10-18target/mips: Use tcg_constant_tl() in gen_compute_compact_branch()Philippe Mathieu-Daudé
2021-10-18target/mips: Use explicit extract32() calls in gen_msa_i5()Philippe Mathieu-Daudé
2021-10-18target/mips: Use tcg_constant_i32() in gen_msa_3rf()Philippe Mathieu-Daudé
2021-10-18target/mips: Use tcg_constant_i32() in gen_msa_2r()Philippe Mathieu-Daudé
2021-10-18target/mips: Use tcg_constant_i32() in gen_msa_2rf()Philippe Mathieu-Daudé
2021-10-18target/mips: Use tcg_constant_i32() in gen_msa_elm_df()Philippe Mathieu-Daudé
2021-10-18target/mips: Remove unused register from MSA 2R/2RF instruction formatPhilippe Mathieu-Daudé
2021-10-17target/mips: Check nanoMIPS DSP MULT[U] accumulator with Release 6Philippe Mathieu-Daudé
2021-10-15target/mips: Drop exit checks for singlestep_enabledRichard Henderson
2021-10-15target/mips: Fix single steppingRichard Henderson
2021-10-13target/mips: Use 8-byte memory ops for msa load/storeRichard Henderson
2021-10-13target/mips: Use cpu_*_data_ra for msa load/storeRichard Henderson
2021-10-05tcg: Rename TCGMemOpIdx to MemOpIdxRichard Henderson
2021-09-21hw/core: Make do_unaligned_access noreturnRichard Henderson
2021-09-14target/mips: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich
2021-08-25target/mips: Replace TARGET_WORDS_BIGENDIAN by cpu_is_bigendian()Philippe Mathieu-Daudé
2021-08-25target/mips: Store CP0_Config0 in DisasContextPhilippe Mathieu-Daudé
2021-08-25target/mips: Replace GET_LMASK64() macro by get_lmask(64) functionPhilippe Mathieu-Daudé
2021-08-25target/mips: Replace GET_LMASK() macro by get_lmask(32) functionPhilippe Mathieu-Daudé
2021-08-25target/mips: Call cpu_is_bigendian & inline GET_OFFSET in ld/st helpersPhilippe Mathieu-Daudé
2021-08-25target/mips: Define gen_helper() macros in translate.hPhilippe Mathieu-Daudé
2021-08-25target/mips: Use tcg_constant_i32() in generate_exception_err()Philippe Mathieu-Daudé
2021-08-25target/mips: Inline gen_helper_0e0i()Philippe Mathieu-Daudé
2021-08-25target/mips: Inline gen_helper_1e1i() call in op_ld_INSN() macrosPhilippe Mathieu-Daudé
2021-08-25target/mips: Simplify gen_helper() macros by using tcg_constant_i32()Philippe Mathieu-Daudé
2021-08-25target/mips: Use tcg_constant_i32() in gen_helper_0e2i()Philippe Mathieu-Daudé
2021-08-25target/mips: Remove gen_helper_1e2i()Philippe Mathieu-Daudé
2021-08-25target/mips: Remove gen_helper_0e3i()Philippe Mathieu-Daudé