summaryrefslogtreecommitdiff
path: root/hw/arm/aspeed_soc.c
AgeCommit message (Expand)Author
2022-07-14aspeed: Refactor UART init for multi-SoC machinesPeter Delevoryas
2022-07-14aspeed: Create SRAM name from first CPU indexPeter Delevoryas
2022-06-30hw/misc/aspeed: Add PECI controllerPeter Delevoryas
2022-06-30aspeed: Map unimplemented devices in SoC memoryPeter Delevoryas
2022-06-30aspeed: Remove usage of sysbus_mmio_mapPeter Delevoryas
2022-06-30aspeed: Add memory property to Aspeed SoCPeter Delevoryas
2022-06-30aspeed: Set CPU memory property explicitlyPeter Delevoryas
2022-06-30aspeed: Set the dram container at the SoC levelCédric Le Goater
2022-05-25hw: aspeed: Init all UART's with serial devicesPeter Delevoryas
2022-05-25hw: aspeed: Introduce common UART init functionPeter Delevoryas
2022-05-25hw: aspeed: Add uarts_num SoC attributePeter Delevoryas
2022-05-25hw: aspeed: Add missing UART'sPeter Delevoryas
2022-05-25aspeed: Introduce a get_irq AspeedSoCClass methodCédric Le Goater
2022-03-08aspeed/smc: Remove 'num_cs' fieldCédric Le Goater
2021-10-12hw/arm: Integrate ADC model into Aspeed SoCAndrew Jeffery
2021-10-12aspeed/smc: Drop AspeedSMCController structureCédric Le Goater
2021-09-20hw/arm/aspeed: Allow machine to set UART defaultPeter Delevoryas
2021-05-05Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.1-pul...Peter Maydell
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth
2021-05-02Do not include cpu.h if it's not really necessaryThomas Huth
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth
2021-05-01hw/misc/aspeed_xdma: Add AST2600 supportCédric Le Goater
2021-05-01aspeed: Integrate HACEJoel Stanley
2021-05-01aspeed/smc: Remove unused "sdram-base" propertyCédric Le Goater
2021-03-09hw/misc: Model KCS devices in the Aspeed LPC controllerAndrew Jeffery
2021-03-09hw/misc: Add a basic Aspeed LPC controller modelCédric Le Goater
2020-09-18hw/arm/aspeed: Map the UART5 device unconditionallyPhilippe Mathieu-Daudé
2020-08-27aspeed_soc: Rename memmap/irqmap enum constantsEduardo Habkost
2020-07-10error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster
2020-07-10qom: Use returned bool to check for failure, Coccinelle partMarkus Armbruster
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster
2020-07-10qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster
2020-07-02aspeed: Fix realize error API violationMarkus Armbruster
2020-07-02hw/arm: Drop useless object_property_set_link() error handlingMarkus Armbruster
2020-07-02aspeed: Clean up roundabout error propagationMarkus Armbruster
2020-06-15qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 4Markus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster
2020-06-15sysbus: Drop useless OBJECT() in sysbus_init_child_obj() callsMarkus Armbruster
2020-06-15qom: Less verbose object_initialize_child()Markus Armbruster
2020-06-15arm/aspeed: Rework NIC attachmentCédric Le Goater
2020-06-15arm/aspeed: Compute the number of CPUs from the SoC definitionCédric Le Goater
2020-05-15qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster
2020-02-13hw/arm: ast2400/ast2500: Wire up EHCI controllersGuenter Roeck
2020-01-30hw/sd: Configure number of slots exposed by the ASPEED SDHCI modelAndrew Jeffery
2020-01-24qdev: set properties with device_class_set_props()Marc-André Lureau
2019-12-16aspeed: Change the "scu" property definitionCédric Le Goater
2019-12-16aspeed/i2c: Add support for DMA transfersCédric Le Goater
2019-12-16aspeed: Add a DRAM memory region at the SoC levelCédric Le Goater
2019-10-15aspeed/soc: Add ASPEED Video stubJoel Stanley
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-10 11:29:39 +0000