summaryrefslogtreecommitdiff
path: root/opcodes/aarch64-dis.c
AgeCommit message (Expand)Author
2022-07-29libopcodes/aarch64: add support for disassembler stylingAndrew Burgess
2022-06-29opcodes/aarch64: split off creation of comment text in disassemblerAndrew Burgess
2022-01-02Update year range in copyright notice of binutils filesAlan Modra
2021-12-03aarch64: Fix uninitialised memoryRichard Sandiford
2021-12-02aarch64: Enforce P/M/E order for MOPS instructionsRichard Sandiford
2021-12-02aarch64: Add support for +mopsRichard Sandiford
2021-11-25Fix building the AArch64 assembler and disassembler when assertions are disab...Nick Clifton
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus
2021-11-17aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus
2021-11-05Missing va_end in aarch64-dis.cAlan Modra
2021-03-31Use bool in opcodesAlan Modra
2021-03-31Remove bfd_stdint.hAlan Modra
2021-03-22Add startswith function and use it instead of CONST_STRNEQ.Martin Liska
2021-01-08Fix places in the AArch64 opcodes library code where a call to assert() has s...Nick Clifton
2021-01-01Update year range in copyright notice of binutils filesAlan Modra
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus
2020-09-08aarch64: Add support for Armv8-R system registersAlex Coplan
2020-09-08aarch64: Add base support for Armv8-RAlex Coplan
2020-08-21Fix problems with the AArch64 linker exposed by testing it with sanitization ...Nick Clifton
2020-04-20[AArch64, Binutils] Add missing TSB instructionSudakshina Das
2020-02-26Indent labelsAlan Modra
2020-01-01Update year range in copyright notice of binutils filesAlan Modra
2019-12-16ubsan: aarch64: left shift of negative valueAlan Modra
2019-12-11aarch64 disassembler infinite loopAlan Modra
2019-11-07[binutils][aarch64] Bfloat16 enablement [2/X]Matthew Malcomson
2019-07-01[gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AESMatthew Malcomson
2019-05-09[binutils][aarch64] New sve_size_tsz_bhs iclass.Matthew Malcomson
2019-05-09[binutils][aarch64] New sve_shift_tsz_bhsd iclass.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_SHRIMM_UNPRED_22 operand.Matthew Malcomson
2019-05-09[binutils][aarch64] New sve_size_013 iclass.Matthew Malcomson
2019-05-09[binutils][aarch64] New sve_size_bh iclass.Matthew Malcomson
2019-05-09[binutils][aarch64] New sve_size_sd2 iclass.Matthew Malcomson
2019-05-09[binutils][aarch64] New iclass sve_size_hsd2.Matthew Malcomson
2019-03-25AArch64: Have -D override mapping symbol as documented.Tamar Christina
2019-03-25AArch64: Fix AArch64 disassembler mapping symbol searchTamar Christina
2019-03-25AArch64: Fix disassembler bug with out-of-order sectionsTamar Christina
2019-01-25AArch64: Remove ldgv and stgv instructions from Armv8.5-A Memory Tagging Exte...Sudi Das
2019-01-01Update year range in copyright notice of binutils filesAlan Modra
2018-11-12[BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das
2018-11-12[BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten...Sudakshina Das
2018-11-12[BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex...Sudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 7/9] Add BTI instructionSudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructionsSudakshina Das
2018-10-03AArch64: Constraint disassembler and assembler changes.Tamar Christina
2018-10-03AArch64: Refactor verifiers to make more general.Tamar Christina
2018-10-03AArch64: Refactor err_type.Tamar Christina
2018-10-03AArch64: Wire through instr_sequenceTamar Christina
2018-06-29Fix AArch64 encodings for by element instructions.Tamar Christina
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 06:11:10 +0000