summaryrefslogtreecommitdiff
path: root/notify/mail-body.txt
blob: 84a3e0b5da882fc4369eb7e363f6f896fc467569 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
Dear contributor, our automatic CI has detected problems related to your patch(es).  Please find some details below.  If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.

In CI config tcwg_kernel/llvm-master-aarch64-lts-defconfig after:

  | 510 commits in binutils,llvm,qemu
  | a2ee3a8fffc [gdb/testsuite] Use more %progbits for arm
  | 15717656549 [gdb/testsuite] Two fixes in gdb.python/tui-window-disabled.exp
  | fa1c74b22aa gdb: Fix "target file /proc/.../cmdline contained unexpected null characters"
  | 2ec31e54dff RISC-V: drop leftover match_never() references
  | d3b01414b93 x86: shrink opcode sets table
  | ... and 66 more commits in binutils
  | d896b1f5a614 [PowerPC] Do not string pool globals that are part of llvm used. (#66848)
  | 0ff5281c947a [GlobalISel] Treat shift amounts as unsigned in `matchShiftImmedChain`
  | d9962c400f97 [IR] Add disjoint flag for Or instructions. (#72583)
  | 5d501b1091ce [GISel][RISCV] Fix several boundary cases in narrow G_SEXT_INREG. (#72719)
  | 233e7c5de2d2 [libc++] Removes codecvt. (#72496)
  | ... and 382 more commits in llvm
  | b93c4313f2 Merge tag 'pull-riscv-to-apply-20231122' of https://github.com/alistair23/qemu into staging
  | 2ebe6659ec Merge tag 'seabios-hppa-v13-pull-request' of https://github.com/hdeller/qemu-hppa into staging
  | 6bca4d7d1f target/riscv/cpu_helper.c: Fix mxr bit behavior
  | 82d53adfbb target/riscv/cpu_helper.c: Invalid exception on MMU translation stage
  | a7472560ca riscv: Fix SiFive E CLINT clock frequency
  | ... and 47 more commits in qemu

Results changed to
# reset_artifacts:
-10
# build_abe binutils:
-9
# build_kernel_llvm:
-5
# build_abe qemu:
-2
# linux_n_obj:
8520
# linux build successful:
all
# linux boot successful:
boot

From
# reset_artifacts:
-10
# build_abe binutils:
-9
# build_kernel_llvm:
-5
# build_abe qemu:
-2
# linux_n_obj:
8520
# linux build successful:
all
# linux boot successful:
boot

The configuration of this build is:
CI config tcwg_kernel/llvm-master-aarch64-lts-defconfig

-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:

Current build   : https://ci.linaro.org/job/tcwg_kernel--llvm-master-aarch64-lts-defconfig-build/73/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_kernel--llvm-master-aarch64-lts-defconfig-build/72/artifact/artifacts