blob: b79ec331a4161d0740026635636c60c5bdf03937 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
In arm-eabi cortex-m55 hard after:
| 325 commits in binutils,gcc,newlib,gdb,qemu
| 9326300e4d3 RISC-V: Add support for numbered ISA mapping strings
| 5772d798236 Move -lsocket check to common.m4
| 59fed66dcef Automatic date update in version.in
| 07c833f99c3 Fix test suite failure in file-then-restart.exp
| b8ead7d503a bfd: add new bfd_cache_size() function
| ... and 23 more commits in binutils
| 0f40e59f193 RISC-V: Fix the riscv_legitimize_poly_move issue on targets where the minimal VLEN exceeds 512.
| f0b05073bd3 RISC-V: Leverage stdint-gcc.h for RVV test cases
| 8f52040e5f0 RISC-V: Support FP lfloor/lfloorf auto vectorization
| ba0cde8ba2d testsuite: Replace many dg-require-thread-fence with dg-require-atomic-cmpxchg-word
| 2a4d9e4f533 testsuite: Add dg-require-atomic-cmpxchg-word
| ... and 78 more commits in gcc
| fbc5496e4 sparc: Improve setjmp()
| 696c282cf riscv: Fix fenv.h support
| dcb2b7d7b Delete check in catan, catanf, and catanl functions.
| 9326300e4d3 RISC-V: Add support for numbered ISA mapping strings
| 5772d798236 Move -lsocket check to common.m4
| 59fed66dcef Automatic date update in version.in
| 07c833f99c3 Fix test suite failure in file-then-restart.exp
| b8ead7d503a bfd: add new bfd_cache_size() function
| ... and 23 more commits in gdb
| 63011373ad Merge tag 'pull-riscv-to-apply-20231012-1' of https://github.com/alistair23/qemu into staging
| 40886c4cf5 Merge tag 'pull-trivial-patches' of https://gitlab.com/mjt0k/qemu into staging
| ab3ec1586a Merge tag 'qga-pull-2023-10-11' of https://github.com/kostyanf14/qemu into staging
| 837570cef2 target/riscv: Fix vfwmaccbf16.vf
| 8043effd9b target/riscv: deprecate capital 'Z' CPU properties
| ... and 178 more commits in qemu
PASS
You can find the failure logs in *.log.1.xz files in
- https://ci.linaro.org/job/tcwg_gnu_embed_check_binutils--master-thumb_m55_hard_eabi-build/57/artifact/artifacts/00-sumfiles/ .
The full lists of regressions and progressions are in
- https://ci.linaro.org/job/tcwg_gnu_embed_check_binutils--master-thumb_m55_hard_eabi-build/57/artifact/artifacts/notify/ .
The list of [ignored] baseline and flaky failures are in
- https://ci.linaro.org/job/tcwg_gnu_embed_check_binutils--master-thumb_m55_hard_eabi-build/57/artifact/artifacts/sumfiles/xfails.xfail .
The configuration of this build is:
CI config tcwg_gnu_embed_check_binutils/master-thumb_m55_hard_eabi
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_gnu_embed_check_binutils--master-thumb_m55_hard_eabi-build/57/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_gnu_embed_check_binutils--master-thumb_m55_hard_eabi-build/56/artifact/artifacts
|
