blob: 08fec5aa36ebc9b47dd141bbe6a64498462a8dd2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
Commit: https://sourceware.org/git/?p=binutils-gdb.git;a=commitdiff;h=b3fa92f12a83d284db3124e0992e15d1ff31a3d8
commit gdb-14-branchpoint-769-gb3fa92f12a8
Author: Jeff Law <jeffreyalaw@gmail.com>
Date: Mon Dec 18 22:04:25 2023 -0700
Yet another fix for mcore-sim (rotli)
This came up testing the CRC optimization work from Mariam@RAU.
Basically to optimize some CRC loops into table lookups or carryless
multiplies, we may need to do a bit reflection, which on the mcore
processor is done using a rotate instruction.
... 7 lines of the commit log omitted.
* tcwg_gdb_check
** master-arm
*** PASS
*** https://git-us.linaro.org/toolchain/ci/interesting-commits.git/plain/gdb/sha1/b3fa92f12a83d284db3124e0992e15d1ff31a3d8/tcwg_gdb_check/master-arm/details.txt
*** https://ci.linaro.org/job/tcwg_gdb_check--master-arm-build/587/artifact/artifacts
Latest data: https://git-us.linaro.org/toolchain/ci/interesting-commits.git/plain/gdb/sha1/b3fa92f12a83d284db3124e0992e15d1ff31a3d8/jira/yaml
|
