summaryrefslogtreecommitdiff
path: root/notify
diff options
context:
space:
mode:
authorTCWG BuildSlave <tcwg-buildslave@linaro.org>2023-12-28 17:31:35 +0000
committerTCWG BuildSlave <tcwg-buildslave@linaro.org>2023-12-28 17:31:35 +0000
commita2a5fa15900537d0dde2016b50051ad8fd6e5e43 (patch)
tree703a8aa3f8fd903bb6a60d35e4842443bf215ce4 /notify
parentb3e274e441906d4751ca6995ccaa91f68c3bde83 (diff)
onsuccess: #314: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/314/linaro-local/backup/tcwg_bootstrap_build/master-aarch64-bootstrap_ubsan
Results : | # reset_artifacts: | -10 | # true: | 0 | # build_abe bootstrap_ubsan: | 1 check_regression status : 0
Diffstat (limited to 'notify')
-rw-r--r--notify/jira/comment-template.txt2
-rw-r--r--notify/mail-body.txt15
-rw-r--r--notify/mail-recipients.txt2
-rw-r--r--notify/mail-subject.txt2
4 files changed, 9 insertions, 12 deletions
diff --git a/notify/jira/comment-template.txt b/notify/jira/comment-template.txt
index 78d341c..b7779d5 100644
--- a/notify/jira/comment-template.txt
+++ b/notify/jira/comment-template.txt
@@ -1,3 +1,3 @@
[GNU-692]
Success
-Details: https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/313/artifact/artifacts/notify/mail-body.txt/*view*/
+Details: https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/314/artifact/artifacts/notify/mail-body.txt/*view*/
diff --git a/notify/mail-body.txt b/notify/mail-body.txt
index 4e8c29e..c388a52 100644
--- a/notify/mail-body.txt
+++ b/notify/mail-body.txt
@@ -4,13 +4,10 @@ We appreciate that it might be difficult to find the necessary logs or reproduce
In bootstrap_build master-aarch64-bootstrap_ubsan after:
- | 15 commits in gcc
- | f19ceb2d49a LoongArch: Fix infinite secondary reloading of FCCmode [PR113148]
- | 80b8f1e5350 LoongArch: Expand left rotate to right rotate with negated amount
- | c4ac073d4fc RISC-V: Make known NITERS loop be aware of dynamic lmul cost model liveness information
- | feaff27b290 LoongArch: Fix ICE when passing two same vector argument consecutively
- | 183a51935cc LoongArch: Fix insn output of vec_concat templates for LASX.
- | ... and 10 more commits in gcc
+ | 3 commits in gcc
+ | d74cceb6d40 i386: Cleanup ix86_expand_{unary|binary}_operator issues
+ | 76f5542c483 RISC-V: Make dynamic LMUL cost model more accurate for conversion codes
+ | fb57e402d02 Daily bump.
Results changed to
# reset_artifacts:
@@ -34,6 +31,6 @@ CI config tcwg_bootstrap_build master-aarch64-bootstrap_ubsan
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
-Current build : https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/313/artifact/artifacts
-Reference build : https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/312/artifact/artifacts
+Current build : https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/314/artifact/artifacts
+Reference build : https://ci.linaro.org/job/tcwg_bootstrap_build--master-aarch64-bootstrap_ubsan-build/313/artifact/artifacts
diff --git a/notify/mail-recipients.txt b/notify/mail-recipients.txt
index 690ddc0..fbe8a43 100644
--- a/notify/mail-recipients.txt
+++ b/notify/mail-recipients.txt
@@ -1 +1 @@
-dje.gcc@gmail.com,xry111@xry111.site,bcc:tcwg-validation@linaro.org,cc:gcc-regression@gcc.gnu.org,cc:juzhe.zhong@rivai.ai,cc:liwei@loongson.cn,chenglulu@loongson.cn,guihaoc@gcc.gnu.org,gccadmin@gcc.gnu.org,pan2.li@intel.com,cc:panchenghui@loongson.cn
+bcc:tcwg-validation@linaro.org,ubizjak@gmail.com,cc:gcc-regression@gcc.gnu.org,cc:juzhe.zhong@rivai.ai,gccadmin@gcc.gnu.org,pan2.li@intel.com
diff --git a/notify/mail-subject.txt b/notify/mail-subject.txt
index 4f0a594..894f363 100644
--- a/notify/mail-subject.txt
+++ b/notify/mail-subject.txt
@@ -1 +1 @@
-[Linaro-TCWG-CI] 15 commits in gcc: Success on aarch64
+[Linaro-TCWG-CI] 3 commits in gcc: Success on aarch64