1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
We appreciate that it might be difficult to find the necessary logs or reproduce the issue locally. If you can't get what you need from our CI within minutes, let us know and we will be happy to help.
In CI config tcwg_bmk-code_speed-coremark/gnu_eabi-arm_eabi-master-O3_LTO after:
| 80 commits in binutils,gcc,newlib
| 989ea4061f2 gettext: disable install, docs targets, libasprintf, threads
| 8ea1e363b92 ld: Print 0 size in B and not in GB
| 4cc1f41cfa4 PR31162, Memory Leak in ldwrite.c
| 17f6581c36a gdb/testsuite: another attempt to fix gdb.threads/thread-specific-bp.exp
| 784d5a936a7 LoongArch: Add call36 and tail36 pseudo instructions for medium code model
| ... and 16 more commits in binutils
| f85fdf59c91 IBM Z: Cover weak symbols with -munaligned-symbols
| 4554a151d0e SCCP: Fix ODR issues when compiling with LTO [PR 113054}
| 88a398a487e middle-end/111975 - dump -> GIMPLE FE roundtrip improvements
| ac9c81dd76c RISC-V: Rename the rvv test case.
| 04538248c3e install: Drop hppa*-hp-hpux10, remove old notes on hppa*-hp-hpux11
| ... and 53 more commits in gcc
| 57e311e0d Re: Fix moxie libgloss issues with c99
No change
The configuration of this build is:
Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection. Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
Configuration:
- Benchmark: EEMBC CoreMark
- Toolchain: GCC + Newlib + GNU LD
- Version: all components were built from their tip of trunk
- Target: arm-eabi
- Compiler flags: O3 -LTO
- Hardware: STMicroelectronics STM32L476RGTx 1x Cortex-M4
This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org . In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_bmk-code_speed-coremark--gnu_eabi-arm_eabi-master-O3_LTO-build/130/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_speed-coremark--gnu_eabi-arm_eabi-master-O3_LTO-build/129/artifact/artifacts
|
