blob: 892c7e9b7e5556e086f79770ed8ad5297f80326b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
In CI config tcwg_bmk-code_size-coremark/gnu_eabi-arm_eabi-master-O2 after:
| 213 commits in binutils,gcc,newlib
| bc92a20a84e Automatic date update in version.in
| 4bc4551bdc5 gdb/mi: remove warning about mi1
| f8ab0270088 Avoid spurious breakpoint-setting failure in DAP
| d1722abe60c gdb: Fix -Wuninitialized issue
| aa240fbd480 gdb/testsuite/rocm: fix rocm-multi-inferior-gpu.cpp
| ... and 45 more commits in binutils
| 20268ad194d RISC-V: Remove redundant ABI test
| 8d8bc560b6a Checking undefined_p before using the vr
| a1c20158c68 Daily bump.
| fcf66bceb46 RISC-V: Enable vec_int testsuite for RVV VLA vectorization
| 701b9309b68 RISC-V: Support VECTOR BOOL vcond_mask optab[PR111337]
| ... and 144 more commits in gcc
| c2d2bf34e Reentrancy, attempt to always provide _Thread_local in <sys/reent.h>
| 7a1c717c8 Reentrancy, conditionally provide default __getreent() implementation
| 766f1beb4 Reentrancy, use _REENT_ERRNO()
| f5e37b93a Cygwin: Add initial support for SOURCE_DATE_EPOCH
| 5bbe0e56c Cygwin: NFS: remove recognizing native symlinks as FIFOs
| ... and 9 more commits in newlib
No change
Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection. Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
Configuration:
- Benchmark: EEMBC CoreMark
- Toolchain: GCC + Newlib + GNU LD
- Version: all components were built from their tip of trunk
- Target: arm-eabi
- Compiler flags: O2
- Hardware: STMicroelectronics STM32L476RGTx 1x Cortex-M4
This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org . In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_bmk-code_size-coremark--gnu_eabi-arm_eabi-master-O2-build/60/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_size-coremark--gnu_eabi-arm_eabi-master-O2-build/58/artifact/artifacts
|