index
:
vingu/trusted-firmware-a.git
scmi-over-ffa
[no description]
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
cpus
/
aarch64
/
cortex_a57.S
Age
Commit message (
Expand
)
Author
2023-08-24
refactor(cpus): convert the Cortex-A57 to use cpu helpers
Boyan Karatotev
2023-08-24
refactor(cpus): convert the Cortex-A57 to use the errata framework
Boyan Karatotev
2023-08-24
refactor(cpus): reorder Cortex-A57 errata by ascending order
Boyan Karatotev
2022-03-18
fix(security): apply SMCCC_ARCH_WORKAROUND_3 to A73/A75/A72/A57
Bipin Ravi
2022-03-16
fix(security): workaround for CVE-2022-23960 for Cortex-A57, Cortex-A72
Bipin Ravi
2020-08-18
lib/cpus: Report AT speculative erratum workaround
Manish V Badarkhe
2020-02-20
cpus: higher performance non-cacheable load forwarding
Varun Wadekar
2019-02-28
Cortex-A57: Implement workaround for erratum 817169
Ambroise Vincent
2019-02-28
Cortex-A57: Implement workaround for erratum 814670
Ambroise Vincent
2019-01-04
Sanitise includes across codebase
Antonio Nino Diaz
2018-06-19
cpulib: Add ISBs or comment why they are unneeded
Dimitris Papastamos
2018-05-23
Add support for dynamic mitigation for CVE-2018-3639
Dimitris Papastamos
2018-05-23
Implement static workaround for CVE-2018-3639
Dimitris Papastamos
2018-05-23
Rename symbols and files relating to CVE-2017-5715
Dimitris Papastamos
2018-03-14
Fixup `SMCCC_ARCH_FEATURES` semantics
Dimitris Papastamos
2018-01-18
Print erratum application report for CVE-2017-5715
Dimitris Papastamos
2018-01-11
Workaround for CVE-2017-5715 on Cortex A57 and A72
Dimitris Papastamos
2017-09-07
Cortex-A57: Implement workaround for erratum 859972
Eleanor Bonnici
2017-08-29
CPU: Correct names of implementation-defined aux regs
Eleanor Bonnici
2017-06-14
Unique names for defines in the CPU libraries
Varun Wadekar
2017-05-03
Use SPDX license identifiers
dp-arm
2017-03-08
Apply workaround for errata 813419 of Cortex-A57
Antonio Nino Diaz
2017-01-30
Report errata workaround status to console
Jeenu Viswambharan
2016-12-15
Add provision to extend CPU operations at more levels
Jeenu Viswambharan
2016-07-12
bl31: Add error reporting registers
Naga Sureshkumar Relli
2016-04-21
Add support for Cortex-A57 erratum 833471 workaround
Sandrine Bailleux
2016-04-21
Add support for Cortex-A57 erratum 826977 workaround
Sandrine Bailleux
2016-04-21
Add support for Cortex-A57 erratum 829520 workaround
Sandrine Bailleux
2016-04-21
Add support for Cortex-A57 erratum 828024 workaround
Sandrine Bailleux
2016-04-21
Add support for Cortex-A57 erratum 826974 workaround
Sandrine Bailleux
2016-03-22
Make cpu operations warning a VERBOSE print
Soby Mathew
2016-02-08
Cortex-Axx: Unconditionally apply CPU reset operations
Sandrine Bailleux
2016-02-08
Disable non-temporal hint on Cortex-A53/57
Sandrine Bailleux
2015-04-08
Add support to indicate size and end of assembly functions
Kévin Petit
2015-01-30
Fix the Cortex-A57 reset handler register usage
Soby Mathew
2015-01-26
Call reset handlers upon BL3-1 entry.
Yatharth Kochar
2014-10-29
Optimize Cortex-A57 cluster power down sequence on Juno
Soby Mathew
2014-10-29
Optimize barrier usage during Cortex-A57 power down
Soby Mathew
2014-10-29
Apply errata workarounds only when major/minor revisions match.
Soby Mathew
2014-10-29
Add support for level specific cache maintenance operations
Soby Mathew
2014-08-20
Add support for selected Cortex-A57 errata workarounds
Soby Mathew
2014-08-20
Add CPU specific crash reporting handlers
Soby Mathew
2014-08-20
Add CPU specific power management operations
Soby Mathew
2014-08-20
Introduce framework for CPU specific operations
Soby Mathew