diff options
| author | Peter Maydell <peter.maydell@linaro.org> | 2022-03-25 10:14:47 +0000 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2022-03-25 10:14:47 +0000 |
| commit | f345abe36527a8b575482bb5a0616f43952bf1f4 (patch) | |
| tree | 24446eb8d3c77e916e9ddb39818c43b3aa75a99a /hw/intc/arm_gicv3_its.c | |
| parent | 10c473246b17be5aa72eac1ba64c1f5a690bc7ef (diff) | |
| parent | 9584d3d00a454f47b0341465142bcf0735d734ae (diff) | |
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Bugfixes.
# gpg: Signature made Thu 24 Mar 2022 17:44:49 GMT
# gpg: using RSA key F13338574B662389866C7682BFFBD25F78C7AE83
# gpg: issuer "pbonzini@redhat.com"
# gpg: Good signature from "Paolo Bonzini <bonzini@gnu.org>" [full]
# gpg: aka "Paolo Bonzini <pbonzini@redhat.com>" [full]
# Primary key fingerprint: 46F5 9FBD 57D6 12E7 BFD4 E2F7 7E15 100C CD36 69B1
# Subkey fingerprint: F133 3857 4B66 2389 866C 7682 BFFB D25F 78C7 AE83
* tag 'for-upstream' of https://gitlab.com/bonzini/qemu:
build: disable fcf-protection on -march=486 -m16
target/i386: properly reset TSC on reset
target/i386: tcg: high bits SSE cmp operation must be ignored
configure: remove dead int128 test
KVM: x86: workaround invalid CPUID[0xD,9] info on some AMD processors
i386: Set MCG_STATUS_RIPV bit for mce SRAR error
target/i386/kvm: Free xsave_buf when destroying vCPU
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/intc/arm_gicv3_its.c')
0 files changed, 0 insertions, 0 deletions