summaryrefslogtreecommitdiff
path: root/opcodes/mips-dis.c
AgeCommit message (Expand)Author
2024-01-04Update year range in copyright notice of binutils filesAlan Modra
2023-06-15Add MIPS Allegrex CPU as a MIPS2-based CPUDavid Guillen Fandos
2023-06-15Revert "MIPS: add MT ASE support for micromips32"Maciej W. Rozycki
2023-06-05MIPS: add MT ASE support for micromips32YunQiang Su
2023-06-05Revert "MIPS: add MT ASE support for micromips32"YunQiang Su
2023-06-05MIPS: add MT ASE support for micromips32YunQiang Su
2023-02-13opcodes/mips: disassemble unknown micromips instructions as two shortsAndrew Burgess
2023-01-01Update year range in copyright notice of binutils filesAlan Modra
2022-12-05libopcodes/mips: add support for disassembler stylingAndrew Burgess
2022-12-05opcodes/mips: use .word/.short for undefined instructionsAndrew Burgess
2022-09-06opcodes: Add non-enum disassembler optionsTsukasa OI
2022-01-02Update year range in copyright notice of binutils filesAlan Modra
2021-07-27Correct gs264e bfd_mach in mips_arch_choices.Chenghua Xu
2021-05-29MIPS/opcodes: Add legacy CP1 control register namesMaciej W. Rozycki
2021-05-29MIPS/opcodes: Do not use CP0 register names for control registersMaciej W. Rozycki
2021-05-29MIPS/opcodes: Add TX39 CP0 register namesMaciej W. Rozycki
2021-03-31Use bool in opcodesAlan Modra
2021-03-22Add startswith function and use it instead of CONST_STRNEQ.Martin Liska
2021-01-01Update year range in copyright notice of binutils filesAlan Modra
2020-01-01Update year range in copyright notice of binutils filesAlan Modra
2019-09-23mips bfd.h tidyAlan Modra
2019-05-06Add load-link, store-conditional paired EVA instructionsFaraz Shahbazker
2019-01-20[MIPS] fix typo in mips_arch_choices.Chenghua Xu
2019-01-01Update year range in copyright notice of binutils filesAlan Modra
2018-08-29[MIPS] Add Loongson 2K1000 proccessor support.Chenghua Xu
2018-08-29[MIPS] Add Loongson 3A2000/3A3000 proccessor support.Chenghua Xu
2018-08-29[MIPS] Add Loongson 3A1000 proccessor support.Chenghua Xu
2018-08-29[MIPS/GAS] Add Loongson EXT2 Instructions support.Chenghua Xu
2018-08-29[MIPS/GAS] Split Loongson EXT Instructions from loongson3a.Chenghua Xu
2018-08-29[MIPS/GAS] Split Loongson CAM Instructions from loongson3aChenghua Xu
2018-07-20MIPS/GAS: Split Loongson MMI Instructions from loongson2f/3aChenghua Xu
2018-07-02GDB PR tdep/8282: MIPS: Wire in `set disassembler-options'Maciej W. Rozycki
2018-06-21MIPS/opcodes: Fix a typo in `-M ginv' option descriptionMaciej W. Rozycki
2018-06-14MIPS: Add Global INValidate ASE supportFaraz Shahbazker
2018-06-13MIPS: Add CRC ASE supportScott Egerton
2018-01-03Update year range in copyright notice of binutils filesAlan Modra
2017-06-30MIPS: Fix XPA base and Virtualization ASE instruction handlingMaciej W. Rozycki
2017-06-30MIPS/opcodes: Correctly combine ASE flags for ASE_MIPS16E2_MT calculationMaciej W. Rozycki
2017-06-28MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor supportMaciej W. Rozycki
2017-06-14Don't use print_insn_XXX in GDBYao Qi
2017-05-15MIPS16e2: Add MIPS16e2 ASE supportMaciej W. Rozycki
2017-05-15MIPS/opcodes: Remove an incorrect MT ASE reference in MFC0/MTC0 decodingMaciej W. Rozycki
2017-05-02MIPS16/opcodes: Keep the LSB of PC-relative offsets in disassemblyMaciej W. Rozycki
2017-04-25MIPS16/opcodes: Add `-M no-aliases' disassembler option help textMaciej W. Rozycki
2017-01-02Update year range in copyright notice of all files.Alan Modra
2016-12-23MIPS16: Simplify extended operand handlingMaciej W. Rozycki
2016-12-23MIPS16: Handle non-extensible instructions correctlyMaciej W. Rozycki
2016-12-23opcodes: Use autoconf to check for `bfd_mips_elf_get_abiflags' in BFDMaciej W. Rozycki
2016-12-20MIPS16/opcodes: Respect ISA and ASE in disassemblyMaciej W. Rozycki
2016-12-20MIPS16: Switch to 32-bit opcode table interpretationMaciej W. Rozycki