summaryrefslogtreecommitdiff
path: root/opcodes/i386-dis.c
AgeCommit message (Expand)Author
2024-01-07i386: Correct adcx suffix in disassemblerH.J. Lu
2024-01-04Update year range in copyright notice of binutils filesAlan Modra
2023-12-28Support APX JMPABS for disassemblerHu, Lin1
2023-12-28Support APX pushp/poppCui, Lili
2023-12-28Support APX Push2/Pop2Mo, Zewei
2023-12-28Support APX NDDkonglin1
2023-12-28Support APX GPR32 with extend evex prefixCui, Lili
2023-12-28Created an empty EVEX_MAP4_ sub-table for EVEX instructions.Cui, Lili
2023-12-28Support APX GPR32 with rex2 prefixCui, Lili
2023-12-15x86: Intel syntax implies Intel mnemonicsJan Beulich
2023-12-13Make const_1_mode print $1 in AT&T syntaxCui, Lili
2023-10-31Support Intel USER_MSRHu, Lin1
2023-08-02Revert "2.41 Release sources"Sam James
2023-08-022.41 Release sourcesNick Clifton
2023-07-27Support Intel PBNDKBHu, Lin1
2023-07-27Support Intel SM4Haochen Jiang
2023-07-27Support Intel SM3Haochen Jiang
2023-07-27Support Intel SHA512Haochen Jiang
2023-07-27Support Intel AVX-VNNI-INT16konglin1
2023-07-21x86: adjust disassembly of insns operating on selector valuesJan Beulich
2023-07-21x86: simplify disassembly of LAR/LSLJan Beulich
2023-07-11x86: simplify table-referencing macrosJan Beulich
2023-07-11x86: convert 0FXOP to just XOP in enumerator namesJan Beulich
2023-07-11x86: misc further register-only insns don't need to go through mod_table[]Jan Beulich
2023-07-11x86: various operations on mask registers can avoid going through mod_table[]Jan Beulich
2023-07-11x86: slightly rework handling of some register-only insnsJan Beulich
2023-07-11x86: SIMD shift-by-immediate don't need to go through mod_table[]Jan Beulich
2023-07-11x86: misc further memory-only insns don't need to go through mod_table[]Jan Beulich
2023-07-11x86: {,V}MOVNT* don't need to go through mod_table[]Jan Beulich
2023-07-11x86: fold legacy/VEX {,V}MOV{H,L}* entriesJan Beulich
2023-07-11x86: fold certain legacy/VEX table entriesJan Beulich
2023-07-04x86: flag bad EVEX masking for miscellaneous insnsJan Beulich
2023-07-04x86: flag EVEX masking when destination is GPR(-like)Jan Beulich
2023-07-04x86: flag EVEX.z set when destination is memoryJan Beulich
2023-07-04x86: flag EVEX.z set when destination is a mask registerJan Beulich
2023-07-04x86: re-work EVEX-z-without-masking checkJan Beulich
2023-06-21x86: fix expansion of %XVJan Beulich
2023-05-26x86: fix disassembler build after 1a3b4f90bc5fJan Beulich
2023-05-26x86: convert two pointers to (indexing) integersJan Beulich
2023-05-26x86: disassembling over-long insnsJan Beulich
2023-05-26x86: use fixed-width type for codep and friendsJan Beulich
2023-05-23Support Intel FRED LKGSZhang, Jun
2023-05-23Revert "Support Intel FRED LKGS"liuhongt
2023-05-23Support Intel FRED LKGSZhang, Jun
2023-05-12x86: move a few more disassembler helper functionsJan Beulich
2023-05-12x86: move get<N>() disassembler helper functionsJan Beulich
2023-04-28x86: limit data passed to i386_dis_printf()Jan Beulich
2023-04-28x86: limit data passed to prefix_name()Jan Beulich
2023-04-28x86: rework AMX control insn disassemblyJan Beulich
2023-04-28x86: rework AMX multiplication insn disassemblyJan Beulich