summaryrefslogtreecommitdiff
path: root/opcodes/aarch64-tbl.h
AgeCommit message (Expand)Author
2024-01-15aarch64: rcpc3: Add FP load/store insnsVictor Do Nascimento
2024-01-15aarch64: rcpc3: Add integer load/store insnsVictor Do Nascimento
2024-01-15aarch64: rcpc3: Define RCPC3_INSN macroVictor Do Nascimento
2024-01-15aarch64: rcpc3: New RCPC3_ADDR operand typesVictor Do Nascimento
2024-01-15aarch64: rcpc3: Add +rcpc3 architectural feature support flagVictor Do Nascimento
2024-01-15aarch64: Add SVE2.1 Contiguous load/store instructions.Srinath Parvathaneni
2024-01-15PATCH 5/6][Binutils] aarch64: Add SVE2.1 fmin and fmax instructions.Srinath Parvathaneni
2024-01-15aarch64: Add SVE2.1 dupq, eorqv and extq instructions.Srinath Parvathaneni
2024-01-15aarch64: Add support for FEAT_SVE2p1.Srinath Parvathaneni
2024-01-15aarch64: Add support for FEAT_SME2p1 instructions.Srinath Parvathaneni
2024-01-15aarch64: Add support for FEAT_B16B16 instructions.Srinath Parvathaneni
2024-01-12aarch64: Remove unused codeAndrew Carlotti
2024-01-12aarch64: Make FEAT_ASMv8p2 instruction aliases always availableAndrew Carlotti
2024-01-12aarch64: Add +xs flag for existing instructionsAndrew Carlotti
2024-01-12aarch64: Add +wfxt flag for existing instructionsAndrew Carlotti
2024-01-12aarch64: Add +rcpc2 flag for existing instructionsAndrew Carlotti
2024-01-12aarch64: Add +jscvt flag for existing fjcvtzs instructionAndrew Carlotti
2024-01-09aarch64: ADD FEAT_THE RCWCAS instructions.Srinath Parvathaneni
2024-01-09aarch64: Add support for 128-bit system register mrrs and msrr insnsVictor Do Nascimento
2024-01-09aarch64: Implement TLBIP 128-bit instructionVictor Do Nascimento
2024-01-09aarch64: Create QL_SRC_X2 and QL_DEST_X2 qualifier macrosVictor Do Nascimento
2024-01-09aarch64: Apply narrowing of allowed immediate values for SYSPVictor Do Nascimento
2024-01-09aarch64: Add support for the SYSP 128-bit system instructionVictor Do Nascimento
2024-01-09aarch64: Add support for xzr register in register pair operandsVictor Do Nascimento
2024-01-09aarch64: Expand maximum number of operands from 5 to 6Victor Do Nascimento
2024-01-09aarch64: Add +d128 architectural feature supportVictor Do Nascimento
2024-01-04Update year range in copyright notice of binutils filesAlan Modra
2023-12-19aarch64: Add FEAT_ITE supportAndrea Corallo
2023-12-19aarch64: Add FEAT_ECBHB supportAndrea Corallo
2023-12-19aarch64: Add FEAT_SPECRES2 supportAndrea Corallo
2023-11-09aarch64: Fix error in THE system register checkingVictor Do Nascimento
2023-11-07aarch64: Add LSE128 instructionsVictor Do Nascimento
2023-11-07aarch64: Add arch support for LSE128 extensionVictor Do Nascimento
2023-11-07aarch64: Add LSE128 instruction operand supportVictor Do Nascimento
2023-11-07aarch64: Add THE system register supportVictor Do Nascimento
2023-11-02aarch64: Add support for GCSB DSYNC instruction.Srinath Parvathaneni
2023-11-02aarch64: Add support for GCS extension.srinath
2023-11-02aarch64: Add support for Check Feature Status Extension.Srinath Parvathaneni
2023-09-26aarch64: Restructure feature flag handlingRichard Sandiford
2023-08-22aarch64: Improve naming conventions for A and R-profile architectureVictor Do Nascimento
2023-06-28aarch64: Remove version dependencies from featuresAndrew Carlotti
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford
2023-03-30aarch64: Add the SVE FCLAMP instructionRichard Sandiford
2023-03-30aarch64: Add new SVE shift instructionsRichard Sandiford
2023-03-30aarch64: Add new SVE saturating conversion instructionsRichard Sandiford
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford
2023-03-30aarch64: Add the SVE BFMLSL instructionsRichard Sandiford
2023-03-30aarch64: Add the SME2 UZP and ZIP instructionsRichard Sandiford
2023-03-30aarch64: Add the SME2 UNPK instructionsRichard Sandiford
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford