summaryrefslogtreecommitdiff
path: root/src/gallium
AgeCommit message (Expand)Author
2018-04-13ddebug: add PIPE_OS_UNIX/LINUX checks to fix MSVC buildBrian Paul
2018-04-13radeonsi: restore si_emit_cache_flush call at the end of IBsMarek Olšák
2018-04-13gallium: move ddebug, noop, rbug, trace to auxiliary to improve build timesMarek Olšák
2018-04-13radeonsi: make sure CP DMA is idle at the end of IBsMarek Olšák
2018-04-13gallium/hud: add a simple HUD view that only draws textMarek Olšák
2018-04-13radeonsi: always prefetch later shaders after the draw packetMarek Olšák
2018-04-13radeonsi: emit shader pointers before cache flushes & waitsMarek Olšák
2018-04-13radeonsi/gfx9: don't use the workaround for gather4 + stencilMarek Olšák
2018-04-13radeonsi: disable TC-compat HTILE on Tonga and IcelandMarek Olšák
2018-04-13radeonsi: force 2D tiling on VI only when TC-compat HTILE is really enabledMarek Olšák
2018-04-13radeonsi: don't flush HTILE if there is no HTILE clearMarek Olšák
2018-04-13radeonsi: merge 2 identical if statements in si_clearMarek Olšák
2018-04-13radeonsi: don't do GFX-specific texture decompression for computeMarek Olšák
2018-04-13radeonsi: simplify generating the renderer stringMarek Olšák
2018-04-12Fix scons buildMarek Olšák
2018-04-12mesa: include mtypes.h lessMarek Olšák
2018-04-12broadcom/vc5: Fix a stray '`' in a comment.Eric Anholt
2018-04-12broadcom/vc5: Update the UABI for in/out syncobjsEric Anholt
2018-04-12broadcom/vc5: Drop the finished_seqno optimization.Eric Anholt
2018-04-12broadcom/vc5: Drop the throttling code.Eric Anholt
2018-04-12broadcom/vc5: Move flush_last_load into load_general, like for stores.Eric Anholt
2018-04-12broadcom/vc5: Rename read_but_not_cleared to loads_pending.Eric Anholt
2018-04-12broadcom/vc5: Refactor the implicit coords/stores_pending logic.Eric Anholt
2018-04-12broadcom/vc5: Emit missing TILE_COORDINATES_IMPLICIT in separate z/s stores.Eric Anholt
2018-04-12broadcom/vc5: Add checks that we don't try to do raw Z+S load/stores.Eric Anholt
2018-04-12broadcom/vc5: Fix MSAA depth/stencil size setup.Eric Anholt
2018-04-12st/va: add VP9 config to enable profile2Leo Liu
2018-04-12radeonsi: use PIPE_FORMAT_P016 format for VP9 profile2Leo Liu
2018-04-12radeon/vcn: add VP9 profile2 supportLeo Liu
2018-04-12vl: add VP9 profile2 supportLeo Liu
2018-04-12st/va: add VP9 config to enable profile0Leo Liu
2018-04-12st/va: parse VP9 uncompressed frame headerLeo Liu
2018-04-12st/va: add slice parameter handling for VP9Leo Liu
2018-04-12st/va: add picture parameter handling for VP9Leo Liu
2018-04-12st/va: add handles for VP9 buffersLeo Liu
2018-04-12st/va: add VP9 picture to contextLeo Liu
2018-04-12radeonsi: cap VP9 support to progressive bufferLeo Liu
2018-04-12radeonsi: cap VP9 support to RavenLeo Liu
2018-04-12radeon/vcn: add VP9 context bufferLeo Liu
2018-04-12radeon/vcn: get VP9 msg bufferLeo Liu
2018-04-12radeon/vcn: fill probability table to prob buffersLeo Liu
2018-04-12radeon/vcn: add VP9 message buffer interfaceLeo Liu
2018-04-12radeon/vcn: add VP9 prob table bufferLeo Liu
2018-04-12vl: add VP9 probability tablesLeo Liu
2018-04-12radeon/vcn: add VP9 dpb buffer sizeLeo Liu
2018-04-12radeon/vcn: add VP9 stream type for decoderLeo Liu
2018-04-12vl: add VP9 picture descriptionLeo Liu
2018-04-12vl: add VP9 profile0 and formatLeo Liu
2018-04-11radeonsi: correctly parse disassembly with labelsNicolai Hähnle
2018-04-11radeonsi: pass -O halt_waves to umr for hang debuggingNicolai Hähnle
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-21 17:03:45 +0000