diff options
author | Tero Kristo <t-kristo@ti.com> | 2014-08-26 11:13:27 +0530 |
---|---|---|
committer | Tero Kristo <t-kristo@ti.com> | 2014-09-01 10:55:11 +0300 |
commit | bcb3a7191f82f4aed2043ace275c2fa98402fcff (patch) | |
tree | 63405cc80d470da4ef435712a19e266559a8636a /arch | |
parent | be8e3d0b735648088943b0b2ea2b4c6e456b62a2 (diff) |
ARM: AM43XX: Add functions to save/restore am43xx control registers
These registers are part of the wkup domain and are lost during RTC only
suspend and also hibernation, so storing/restoring their state is
necessary.
Signed-off-by: Tero Kristo <t-kristo@ti.com>
[j-keerthy@ti.com] ported to 3.14
Signed-off-by: Keerthy <j-keerthy@ti.com>
Diffstat (limited to 'arch')
-rw-r--r-- | arch/arm/mach-omap2/control.c | 78 | ||||
-rw-r--r-- | arch/arm/mach-omap2/control.h | 15 |
2 files changed, 91 insertions, 2 deletions
diff --git a/arch/arm/mach-omap2/control.c b/arch/arm/mach-omap2/control.c index 93a0f1f5635..bd873e41f79 100644 --- a/arch/arm/mach-omap2/control.c +++ b/arch/arm/mach-omap2/control.c @@ -632,7 +632,65 @@ static unsigned long am33xx_control_reg_offsets[] = { AM33XX_CONTROL_RESET_ISO_OFFSET, }; -static u32 am33xx_control_vals[ARRAY_SIZE(am33xx_control_reg_offsets)]; +static unsigned long am43xx_control_reg_offsets[] = { + AM33XX_CONTROL_SYSCONFIG_OFFSET, + AM33XX_CONTROL_STATUS_OFFSET, + AM43XX_CONTROL_MPU_L2_CTRL_OFFSET, + AM33XX_CONTROL_CORE_SLDO_CTRL_OFFSET, + AM33XX_CONTROL_MPU_SLDO_CTRL_OFFSET, + AM33XX_CONTROL_CLK32KDIVRATIO_CTRL_OFFSET, + AM33XX_CONTROL_BANDGAP_CTRL_OFFSET, + AM33XX_CONTROL_BANDGAP_TRIM_OFFSET, + AM33XX_CONTROL_PLL_CLKINPULOW_CTRL_OFFSET, + AM33XX_CONTROL_MOSC_CTRL_OFFSET, + AM33XX_CONTROL_DEEPSLEEP_CTRL_OFFSET, + AM43XX_CONTROL_DISPLAY_PLL_SEL_OFFSET, + AM33XX_CONTROL_INIT_PRIORITY_0_OFFSET, + AM33XX_CONTROL_INIT_PRIORITY_1_OFFSET, + AM33XX_CONTROL_TPTC_CFG_OFFSET, + AM33XX_CONTROL_USB_CTRL0_OFFSET, + AM33XX_CONTROL_USB_CTRL1_OFFSET, + AM43XX_CONTROL_USB_CTRL2_OFFSET, + AM43XX_CONTROL_GMII_SEL_OFFSET, + AM43XX_CONTROL_MPUSS_CTRL_OFFSET, + AM43XX_CONTROL_TIMER_CASCADE_CTRL_OFFSET, + AM43XX_CONTROL_PWMSS_CTRL_OFFSET, + AM33XX_CONTROL_MREQPRIO_0_OFFSET, + AM33XX_CONTROL_MREQPRIO_1_OFFSET, + AM33XX_CONTROL_HW_EVENT_SEL_GRP1_OFFSET, + AM33XX_CONTROL_HW_EVENT_SEL_GRP2_OFFSET, + AM33XX_CONTROL_HW_EVENT_SEL_GRP3_OFFSET, + AM33XX_CONTROL_HW_EVENT_SEL_GRP4_OFFSET, + AM33XX_CONTROL_SMRT_CTRL_OFFSET, + AM33XX_CONTROL_MPUSS_HW_DEBUG_SEL_OFFSET, + AM43XX_CONTROL_CQDETECT_STS_OFFSET, + AM43XX_CONTROL_CQDETECT_STS2_OFFSET, + AM43XX_CONTROL_VTP_CTRL_OFFSET, + AM33XX_CONTROL_VREF_CTRL_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_0_3_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_4_7_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_8_11_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_12_15_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_16_19_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_20_23_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_24_27_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_28_31_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_32_35_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_36_39_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_40_43_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_44_47_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_48_51_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_52_55_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_56_59_OFFSET, + AM33XX_CONTROL_TPCC_EVT_MUX_60_63_OFFSET, + AM33XX_CONTROL_TIMER_EVT_CAPT_OFFSET, + AM33XX_CONTROL_ECAP_EVT_CAPT_OFFSET, + AM33XX_CONTROL_ADC_EVT_CAPT_OFFSET, + AM43XX_CONTROL_ADC1_EVT_CAPT_OFFSET, + AM33XX_CONTROL_RESET_ISO_OFFSET, +}; + +static u32 am33xx_control_vals[ARRAY_SIZE(am43xx_control_reg_offsets)]; void am33xx_control_save_context(void) { @@ -649,6 +707,24 @@ void am33xx_control_restore_context(void) omap_ctrl_writel(am33xx_control_vals[i], am33xx_control_reg_offsets[i]); } + +void am43xx_control_save_context(void) +{ + int i; + for (i = 0; i < ARRAY_SIZE(am43xx_control_reg_offsets); i++) + am33xx_control_vals[i] = omap_ctrl_readl( + am43xx_control_reg_offsets[i]); +} + +void am43xx_control_restore_context(void) +{ + int i; + for (i = 0; i < ARRAY_SIZE(am43xx_control_reg_offsets); i++) + omap_ctrl_writel(am33xx_control_vals[i], + am43xx_control_reg_offsets[i]); +} + + #endif /* CONFIG_ARCH_OMAP3 && CONFIG_PM */ static struct of_device_id omap_scrm_dt_match_table[] = { diff --git a/arch/arm/mach-omap2/control.h b/arch/arm/mach-omap2/control.h index 3d91e5a63bd..ad7270b6791 100644 --- a/arch/arm/mach-omap2/control.h +++ b/arch/arm/mach-omap2/control.h @@ -373,9 +373,10 @@ #define AM33XX_DEV_FEATURE 0x604 #define AM33XX_SGX_MASK BIT(29) -/* Additional AM33XX CONTROL registers */ +/* Additional AM33XX/AM43XX CONTROL registers */ #define AM33XX_CONTROL_SYSCONFIG_OFFSET 0x0010 #define AM33XX_CONTROL_STATUS_OFFSET 0x0040 +#define AM43XX_CONTROL_MPU_L2_CTRL_OFFSET 0x01e0 #define AM33XX_CONTROL_CORTEX_VBBLDO_CTRL_OFFSET 0x041c #define AM33XX_CONTROL_CORE_SLDO_CTRL_OFFSET 0x0428 #define AM33XX_CONTROL_MPU_SLDO_CTRL_OFFSET 0x042c @@ -386,6 +387,7 @@ #define AM33XX_CONTROL_MOSC_CTRL_OFFSET 0x0468 #define AM33XX_CONTROL_RCOSC_CTRL_OFFSET 0x046c #define AM33XX_CONTROL_DEEPSLEEP_CTRL_OFFSET 0x0470 +#define AM43XX_CONTROL_DISPLAY_PLL_SEL_OFFSET 0x0534 #define AM33XX_CONTROL_INIT_PRIORITY_0_OFFSET 0x0608 #define AM33XX_CONTROL_INIT_PRIORITY_1_OFFSET 0x060c #define AM33XX_CONTROL_MMU_CFG_OFFSET 0x0610 @@ -393,6 +395,11 @@ #define AM33XX_CONTROL_USB_CTRL0_OFFSET 0x0620 #define AM33XX_CONTROL_USB_CTRL1_OFFSET 0x0628 #define AM33XX_CONTROL_USB_WKUP_CTRL_OFFSET 0x0648 +#define AM43XX_CONTROL_USB_CTRL2_OFFSET 0x064c +#define AM43XX_CONTROL_GMII_SEL_OFFSET 0x0650 +#define AM43XX_CONTROL_MPUSS_CTRL_OFFSET 0x0654 +#define AM43XX_CONTROL_TIMER_CASCADE_CTRL_OFFSET 0x0658 +#define AM43XX_CONTROL_PWMSS_CTRL_OFFSET 0x0664 #define AM33XX_CONTROL_MREQPRIO_0_OFFSET 0x0670 #define AM33XX_CONTROL_MREQPRIO_1_OFFSET 0x0674 #define AM33XX_CONTROL_HW_EVENT_SEL_GRP1_OFFSET 0x0690 @@ -401,6 +408,9 @@ #define AM33XX_CONTROL_HW_EVENT_SEL_GRP4_OFFSET 0x069c #define AM33XX_CONTROL_SMRT_CTRL_OFFSET 0x06a0 #define AM33XX_CONTROL_MPUSS_HW_DEBUG_SEL_OFFSET 0x06a4 +#define AM43XX_CONTROL_CQDETECT_STS_OFFSET 0x0e00 +#define AM43XX_CONTROL_CQDETECT_STS2_OFFSET 0x0e08 +#define AM43XX_CONTROL_VTP_CTRL_OFFSET 0x0e0c #define AM33XX_CONTROL_VREF_CTRL_OFFSET 0x0e14 #define AM33XX_CONTROL_TPCC_EVT_MUX_0_3_OFFSET 0x0f90 #define AM33XX_CONTROL_TPCC_EVT_MUX_4_7_OFFSET 0x0f94 @@ -421,6 +431,7 @@ #define AM33XX_CONTROL_TIMER_EVT_CAPT_OFFSET 0x0fd0 #define AM33XX_CONTROL_ECAP_EVT_CAPT_OFFSET 0x0fd4 #define AM33XX_CONTROL_ADC_EVT_CAPT_OFFSET 0x0fd8 +#define AM43XX_CONTROL_ADC1_EVT_CAPT_OFFSET 0x0fdc #define AM33XX_CONTROL_RESET_ISO_OFFSET 0x1000 /* CONTROL OMAP STATUS register to identify OMAP3 features */ @@ -486,6 +497,8 @@ extern void omap2_set_globals_control(void __iomem *ctrl, void __iomem *ctrl_pad); extern void am33xx_control_save_context(void); extern void am33xx_control_restore_context(void); +extern void am43xx_control_save_context(void); +extern void am43xx_control_restore_context(void); #else #define omap_ctrl_base_get() 0 |