index
:
sumit.garg/arm-trusted-firmware.git
synquacer
synquacer_uprev
[no description]
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2014-05-23
Add enable mmu platform porting interfaces
Dan Handley
2014-05-23
Rename FVP specific files and functions
Dan Handley
2014-05-23
Move BL porting functions into platform.h
Dan Handley
2014-05-23
Split platform.h into separate headers
Dan Handley
2014-05-23
Remove unused data declarations
Dan Handley
2014-05-23
Remove extern keyword from function declarations
Dan Handley
2014-05-23
Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2
Andrew Thoelke
2014-05-23
doc: Update information about the memory layout
Sandrine Bailleux
2014-05-23
Make the memory layout more flexible
Sandrine Bailleux
2014-05-23
Make BL1 RO and RW base addresses configurable
Sandrine Bailleux
2014-05-23
Merge pull request #104 from athoelke:at/tsp-entrypoints-v2
Andrew Thoelke
2014-05-23
Merge pull request #105 from athoelke:sm/support_normal_irq_in_tsp-v2
Andrew Thoelke
2014-05-23
Merge pull request #102 from achingupta:ag/tf-issues#104-v2
Andrew Thoelke
2014-05-23
Merge pull request #100 from jcastillo-arm:jc/tf-issues/149-v4
Andrew Thoelke
2014-05-23
Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2
Andrew Thoelke
2014-05-23
Merge pull request #103 from athoelke:dh/tf-issues#68-v3
Andrew Thoelke
2014-05-23
Merge pull request #99 from vikramkanigiri:vk/tf-issues-133_V3
Andrew Thoelke
2014-05-23
Merge pull request #67 from achingupta:ag/psci_standby_bug_fix
Andrew Thoelke
2014-05-23
Limit BL3-1 read/write access to SRAM
Andrew Thoelke
2014-05-23
Use a vector table for TSP entrypoints
Andrew Thoelke
2014-05-23
Non-Secure Interrupt support during Standard SMC processing in TSP
Soby Mathew
2014-05-22
Allow BL3-2 platform definitions to be optional
Dan Handley
2014-05-22
Enable secure timer to generate S-EL1 interrupts
Achin Gupta
2014-05-22
Add S-EL1 interrupt handling support in the TSPD
Achin Gupta
2014-05-22
Add support for asynchronous FIQ handling in TSP
Achin Gupta
2014-05-22
Add support for synchronous FIQ handling in TSP
Achin Gupta
2014-05-22
Use secure timer to generate S-EL1 interrupts
Achin Gupta
2014-05-22
Introduce interrupt handling framework in BL3-1
Achin Gupta
2014-05-22
Introduce platform api to access an ARM GIC
Achin Gupta
2014-05-22
Introduce interrupt registration framework in BL3-1
Achin Gupta
2014-05-22
Add context library API to change a bit in SCR_EL3
Achin Gupta
2014-05-22
Rework 'state' field usage in per-cpu TSP context
Achin Gupta
2014-05-22
Doc: Add the "Building the Test Secure Payload" section
Sandrine Bailleux
2014-05-22
fvp: Move TSP from Secure DRAM to Secure SRAM
Sandrine Bailleux
2014-05-22
TSP: Let the platform decide which secure memory to use
Sandrine Bailleux
2014-05-22
Reserve some DDR DRAM for secure use on FVP platforms
Juan Castillo
2014-05-22
Add support for BL3-1 as a reset vector
Vikram Kanigiri
2014-05-22
Rework memory information passing to BL3-x images
Vikram Kanigiri
2014-05-22
Populate BL31 input parameters as per new spec
Vikram Kanigiri
2014-05-22
Rework handover interface between BL stages
Vikram Kanigiri
2014-05-22
Introduce macros to manipulate the SPSR
Vikram Kanigiri
2014-05-22
Merge pull request #91 from linmaonly/lin_dev
Andrew Thoelke
2014-05-22
Merge pull request #83 from athoelke/at/tf-issues-126
Andrew Thoelke
2014-05-22
Merge pull request #85 from hliebel/hl/bl30-doc
Andrew Thoelke
2014-05-20
Address issue 156: 64-bit addresses get truncated
Lin Ma
2014-05-19
Improve BL3-0 documentation
Harry Liebel
2014-05-19
Merge pull request #78 from jeenuv:tf-issues-148
Andrew Thoelke
2014-05-16
Add build configuration for timer save/restore
Jeenu Viswambharan
2014-05-16
Document summary of build options in user guide
Jeenu Viswambharan
2014-05-16
Reorganize build options
Jeenu Viswambharan
[next]