blob: d445e6a1cef0a8ae54df9e749fa883697f70548e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
/*
* (C) Copyright 2011
* Marvell Semiconductor <www.marvell.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __CONFIG_PXA1928_H
#define __CONFIG_PXA1928_H
#define CONFIG_ARM64
#define CONFIG_REMAKE_ELF
/*
* High Level Configuration Options
*/
#define CONFIG_PXA1928
#define CONFIG_SYS_TEXT_BASE 0x9000000
#define CONFIG_POWER
#define CONFIG_POWER_I2C
#define CONFIG_POWER_88PM860
#define CONFIG_PXA1928_POWER
#define CONFIG_SYS_CACHELINE_SIZE 64
#define CONFIG_SYS_DCACHE_OFF
#define CONFIG_SYS_GENERIC_BOARD
/* Generic Timer Definitions for arm timer */
#define COUNTER_FREQUENCY (0x340000) /* 3.25MHz */
#define SECONDARY_CPU_MAILBOX 0x01210000
#define CPU_RELEASE_ADDR 0xffffffff /* should not be touched */
#define CONFIG_SMP
#define CONFIG_SYS_SDRAM_BASE 0
#define CONFIG_NR_DRAM_BANKS_MAX 2
#define CONFIG_SRAM_BASE 0xd1020000
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SRAM_BASE + 0x1000)
#define CONFIG_SYS_RELOC_END 0x09700000
#define CONFIG_TZ_HYPERVISOR_SIZE (0x01000000)
/*
* Commands configuration
*/
#define CONFIG_SYS_NO_FLASH /* Declare no flash (NOR/SPI) */
#include <config_cmd_default.h>
#define CONFIG_CMD_GPIO
#define CONFIG_CMD_MFP
#define CONFIG_CMD_MIPS
#define CONFIG_CMD_I2C
#define CONFIG_CMD_MMC
#define CONFIG_FS_EXT4
#define CONFIG_CMD_FS_GENERIC
#undef CONFIG_CMD_NET
#undef CONFIG_CMD_NFS
#define CONFIG_MRVL_USB_PHY 1
#define CONFIG_MRVL_USB_PHY_28LP 1
#define CONFIG_CI_UDC
#define CONFIG_USB_ETHER
#define CONFIG_USB_ETH_CDC
#define CONFIG_CMD_FASTBOOT
#define CONFIG_CMD_BOOTI
#define CONFIG_USB_EHCI
#define CONFIG_USB_EHCI_PXA
#define CONFIG_USB_GADGET
#define CONFIG_USB_GADGET_VBUS_DRAW 0
#define CONFIG_USBDOWNLOAD_GADGET
#define CONFIG_G_DNL_VENDOR_NUM 0x0451
#define CONFIG_G_DNL_PRODUCT_NUM 0xd022
#define CONFIG_G_DNL_MANUFACTURER "Marvell"
#define CONFIG_ANDROID_BOOT_IMAGE
#define CONFIG_USB_FASTBOOT_BUF_ADDR 0x10000000
#define CONFIG_USB_FASTBOOT_BUF_SIZE 0x20000000
#define CONFIG_FASTBOOT_FLASH
#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
/*
* mv-common.h should be defined after CMD configs since it used them
* to enable certain macros
*/
#include "mv-common.h"
#undef CONFIG_ARCH_MISC_INIT
/*
* Boot setting
*/
#define CONFIG_ZERO_BOOTDELAY_CHECK
#define CONFIG_SHOW_BOOT_PROGRESS
#define CONFIG_MRVL_BOOT
#define CONFIG_MISC_INIT_R
#define CONFIG_BOOTARGS \
"initrd=0x03000000,10m rw androidboot.console=ttyS0" \
" console=ttyS0,115200 panic_debug uart_dma" \
" crashkernel=4k@0x8140000 androidboot.lcd=1080_50 user_debug=31" \
" earlyprintk=uart8250-32bit,0xd4018000"
#define CONFIG_BOOTCOMMAND "fastboot; mrvlboot"
#define CONFIG_MMC_BOOT_DEV "mmc dev 0 0"
#define RAMDISK_LOADADDR (CONFIG_TZ_HYPERVISOR_SIZE + 0x02000000)
#define BOOTIMG_EMMC_ADDR 0x01000000
#define RECOVERYIMG_EMMC_ADDR 0x00500000
/* Kernel size is set to 4MB for legacy non-boot.img format */
#define KERNEL_SIZE 0x00400000
#define RAMDISK_SIZE 0x00400000
#define RECOVERY_KERNEL_LOADADDR (CONFIG_TZ_HYPERVISOR_SIZE + 0x01080000)
#define RECOVERY_RAMDISK_LOADADDR (CONFIG_TZ_HYPERVISOR_SIZE + 0x02A00000)
#define CONFIG_OF_LIBFDT
#define DTB_LOADADDR (CONFIG_TZ_HYPERVISOR_SIZE + 0x000e0000)
#define DTB_EMMC_ADDR (BOOTIMG_EMMC_ADDR + 0xF00000)
#define RECOVERY_DTB_EMMC_ADDR (RECOVERYIMG_EMMC_ADDR + 0x900000)
#define DTB_SIZE 0x00040000
/*
* Environment variables configurations
*/
#define CONFIG_ENV_IS_IN_MMC /* save env in MMV */
#define CONFIG_SYS_MMC_ENV_DEV 0 /* save env in eMMC */
#define CONFIG_CMD_SAVEENV
#define CONFIG_ENV_SIZE 0x8000 /* env size set to 32KB */
#define CONFIG_ENV_OFFSET (0x1000000 - CONFIG_ENV_SIZE)
#define CONFIG_SYS_HUSH_PARSER
/* Marvell PXAV3 MMC Controller Configuration */
#define CONFIG_SDHCI_PXAV3
#define CONFIG_DDR_HW_DFC
#define CONFIG_SUPPORT_RAW_INITRD
#define CONFIG_PXA1928_DFC
#define CONFIG_PXA1928_LPM
#define CONFIG_PXA1928_COMM_D2
#endif /* __CONFIG_PXA1928_H */
|
