summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2021-01-03LF-2627 plat: imx: Update the version string parserYe Li
For git repo without tag, the build string does not have tag and commit with "g" prefix. Update the parser for this case. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
2020-12-01MLK-24163 plat: imx8m: Change the ddr4 dvfs debug log levelJacky Bai
This is log is just for debug purpose only. Change the ddr4 dvfs debug log print level to disable this log print by default. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Peng Fan <peng.fan@nxp.com>
2020-11-18MLK-24599 Revert "spd: opteed: enable NS_TIMER_SWITCH"Peng Fan
This cause RCU stall on i.MX platform, because timer control register was cleared to 0, and non secure timer interrupt was disabled during OP-TEE executing tests. This reverts commit 43f999a7e35db5bdbb5af6dfc7efc46f6ecab443. Reviewed-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
2020-11-18MLK-24812 plat: imx8mp: Assign wdog1 to domain0 onlyJacky Bai
Normally, the wdog1 is used by A53 side, and it should be stopped when A53 domain enter STOP mode. when system out of PoR, this watchdog is owned by both M7 & A53 side, then this watchdog can only enter STOP mode only when both A53 & M7 enter STOP mode. it is not reasonable as this watchdog is only used by A53 side, so assign wdog1 to domain0(a53 side) only. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-24721 plat: imx8m: Fix the out of bound access to rank setting arrayJacky Bai
Fix the out of bound access to the rank setting array. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com>
2020-11-18MLK-24923-02 plat: imx8m: Put dram into retention when dsp lpa buffer in ocramJacky Bai
when the DSP LPA buffer is in OCRAM, dram can be put into retention to save power. This support is missed when removing the i.MX8MP A0 support, so add it back. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-24920 plat: imx8m: Fix the dram retention random hang on some imx8mq Rev2.0Jacky Bai
It seems the DRAM APB clock root slice can NOT work normally if the PLLs is power down in DSM mode. So update this clock slice's setting explictly to make it work. This piece of code is there for a long while on previous release, so just add it back to align with previous flow. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-24913: plat: imx8mp: change the bl31 physical load addressJacky Bai
on i.MX8MP A1 silicon, the OCRAM space is extended to 512K + 64K, currently, OCRAM @0x960000-0x980000 is reserved for BL31, it will leave the last 64KB in non-continuous space. To provide a continuous 384KB + 64KB space for generic use, so Move the BL31 space to 0x970000-0x990000 range. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> (cherry picked from commit 3d23f9b3458194f6c76f9ba66fb52240f2485d44)
2020-11-18MLK-24360 plat: imx8mp: fix the vpu noc nttp handshake hang issueJacky Bai
The VC8000E's clock should be gated before power up it to make sure the noc port can be synced successfully during vc8000e reset. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com> (cherry picked from commit aa3fee73c322ccc664f9b7715412d929e55c914f)
2020-11-18MLK-24914-01 plat: imx8mp: Remove vpu reset & memrepair workaroundJacky Bai
The VPU reset & memrepair workaround is only for i.MX8MP A0 silicon. As the A0 will not be supported anymore, so drop these workaround Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Jian Li <jian.li@nxp.com>
2020-11-18TEE-619 imx: 8mn: add support for i.MX 8MN DDR3L EVKSilvano di Ninno
DD3L EVK board only has 512MB of DDR. move OP-TEE mapping for all the 8MN boards. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com> (cherry picked from commit 5d80923c8c440ebf4449adf44c05932c35a24a9b)
2020-11-18MLK-24904 plat: imx: Use sc_rm_memreg_frag() to avoid memory partition overlayAnson Huang
Use sc_rm_memreg_frag() instead of sc_rm_memreg_alloc() to avoid memory partition overlay, sc_rm_memreg_frag() will return non-overlapping regions. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com>
2020-11-18MLK-24897 plat: imx8m: Add dram pll setting for 3200mtsJacky Bai
Add DRAM PLL frequency setting for 3200mts. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18Revert "plat: imx: add sdei support for i.MX8MM"Jacky Bai
This reverts commit 8567103ef94b1abb52f9fb053bd6118913878d74. As the SDEI support has conflict with the busfreq EL3 interrupt handling, so just revert it for now.
2020-11-18plat: imx8m: only enable the necessary power domain on imx8mpJacky Bai
Only enable the power domains that need to be boot on by default. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8m: move the gpc reg & macro to a separate header fileJacky Bai
move the gpc reg offset, bit define & macro to a separate header file for code reuse. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18MLK-24457 plat: imx8m: Fix the current fsp initJacky Bai
The dfimisc reg value should be shift right 8 bit to get the current fsp. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-24414 plat: imx8mp: Add the dsp low power audio basic supportJacky Bai
if LPA buffer is in OCRAM, then the LPA flag is 0xD, if LPA buffer is in DRAM, then the LPA flag is 0x1D. when audio buffer is in DRAM, then DRAM can be put into retention when A53 is suspended. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Tested-by: Bing Song <bing.song@nxp.com>
2020-11-18MLK-23930-2 plat: imx8m: Add csu and rdc testSilvano di Ninno
re-enable csu and rdc test for use of the test team only enable if CSU_RDC_TEST is defined. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18MLK-23930-1 plat: imx8mq: cleanup csu and rdc implementationSilvano di Ninno
Align CSU CSL defines with the rest of the imx8m family Compile csu and rdc drivers. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18MLK-23821-04 plat: imx8m: Fix the rank to rank issueJacky Bai
update umctl2's setting based on phy training CDD value to workaround the rank-to-rank space issue. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-23821-03 plat: imx8m: Fix the dfiphymaster setting after dvfsJacky Bai
the dfiphymaster setting need to be save/restore to make sure it aligned with the initial config. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-23821-02 plat: imx8m: update the ddr4 dvfs flow to include ddr3l supportJacky Bai
the DDR3L & DDR4 can share same piece of code of DVFS, so update the ddr4 dvfs to support DDR3L too. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-23821-01 plat: imx8m: Correct the rank number get from mstrJacky Bai
the bitfield of active_ranks in MSTR is defined as below. Correct the rank num get in dram_info. 0x01: one rank; 0x11: two rank; Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-23870 plat: imx8mq: Correct the pll override setting after resumeJacky Bai
The anamix PLL override setting should be cleared after system resume. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2020-11-18MLK-23805-03 plat: imx8mp: Keep audiomix always on if lpa is activeJacky Bai
Keep the audiomix power domain always on if the LPA is active & doing audio playback. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-23798 plat: imx8mp: Update the noc power down flow of imx8mpJacky Bai
When system entering DSM mode, the main NOC wrapper only need to be on if any of the MIX with ADB400 port is on, so update the flow for this. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-23803 plat: imx8mq: Get the system counter freq from hw regJacky Bai
On i.Mx8MQ, the actual system counter freq is 8333333Hz, have some trailing part, so get the actual freq from the system counter module register. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MA-16962 imx8m: csu: fix error in csu configJi Luo
Fix assignment error in CSU_SA() and CSU_HPCTRL(). Change-Id: Ia7210745c4e91e33a1ea825ef2678b2d912a066d Signed-off-by: Ji Luo <ji.luo@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18MLK-23775 plat: imx8m: Fix the ddr4 dvfs random hang on imx8mJacky Bai
In step12, remove the while loop waiting to align with the ddr4 dvfs flow on imx_2.0.y. Tested-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18MLK-23752 plat: imx8m: Update the src gpr used for imx8mp lpaNitin Garg
Fix build break for iMX8MQ. Signed-off-by: Nitin Garg <nitin.garg@nxp.com>
2020-11-18MLK-23752 plat: imx8m: Update the src gpr used for imx8mp lpaJacky Bai
On i.MX8MP, the SRC GPR9(0x94) is used by memory repair, so choose SRC GPR10(0x98) as the LPA status sync register. Add use '==' instead of '&' for LPA active statue check. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2020-11-18MLK-23727 imx8mp/n: support stop M7Peng Fan
Support stop M7 with SIP call. Per IC team, to rekick M7 need follow steps. If M7 already in WFI, perform below steps. a) Set [0x303A_002C].0=0 [ request SLEEPHOLDREQn ] b) Wait [0x303A_00EC].1 = 0 [ wait SLEEPHOLDACKn ] c) Set GPR.CPUWAIT=1 d) Set [0x303A_002C].0=1 [ de-assert SLEEPHOLDREQn ] e) Set SRC_M7_RCR[3:0] = 0xE0 [ reset M7 core/plat ] f) Wait SRC_M7_RCR[3:0] = 0x8 g) Init TCM or DDR h) Set GPR.INITVTOR i) Set GPR.CPUWAIT=0, M7 starting running Add a timeout check, if timeout, still perform force reset, in this way no need to rely on M7 team's image wfi support ready. Return a1,a2 to caller to check timeout or reset fail. Reviewed-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
2020-11-18MLK-23733 plat: imx8mq: Add the power domain handler backJacky Bai
This part of code is still needed by uboot, so add it back. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com>
2020-11-18plat: imx8m: Fix the m4 enabled check for imx8mJacky Bai
On i.MX8MN & i.MX8MP, the M core enabled check should relay on the IOMUX GPR CPU_WAIT bit, when this bit is cleared, it means M core is active & running, so refine the m4 enabled check method. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8mp: Enable BL32 fdt overlay support on imx8mpJacky Bai
Allow OP-TEE to generate a device-tree overlay binary that will be applied by u-boot on the regular dtb. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18add trusty for imx8mpJacky Bai
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8mm: Update the cpu core power up timingJacky Bai
Updating the CPU CORE power up timing to make sure the RDC reload is done before CPU start to run code in OCRAM space. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8m: update the wdog config for system resetJacky Bai
Current reset uses WDOG timeout function and default timeout value is set to 0.5 second. However, it is better to trigger reset immediately to speed up reboot process as well as prevent the scenario of WDOG_B toggling later than CPU reset and PMIC does NOT reset. Set the WDE bit when IMX_WDOG_B_RESET is not enabled, or reboot will fail. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8mq/mm/mn: Cleanup bl31_setupSilvano di Ninno
Align code style between 8mq, 8mm and 8mn files. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18TEE-532-4: plat: imx8mq: add optee supportSilvano di Ninno
Port and cleanup OP-TEE support. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18TEE-532-3: plat: imx8mn: add optee supportSilvano di Ninno
Port and cleanup OP-TEE support. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18TEE-532-2: plat: imx8mm: add optee supportSilvano di Ninno
Port and cleanup OP-TEE support. Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
2020-11-18MA-14173 Enable trusty for imx8mqJi Luo
Add trusty support for imx8mq, default load address and size for trusty os will be 0xfe000000 and 0x2000000. Signed-off-by: Ji Luo <ji.luo@nxp.com> (cherry picked from a708794ccde53d8253a74ff578ca9d5258971690)
2020-11-18MA-15087 Enable Trusty OS for imx8mnJi Luo
Add trusty support for imx8mn, default load address and size of trusty are 0xbe000000 and 0x2000000. Signed-off-by: Ji Luo <ji.luo@nxp.com> (cherry picked from commit 1566947ab431388906d71a1fb48e802fc9a1eec9)
2020-11-18MA-13758 Enable Trusty OS on imx8mmJi Luo
Add trusty support for imx8mm, default load address and size of trusty are 0xbe000000 anx 0x2000000. Signed-off-by: Ji Luo <ji.luo@nxp.com> Signed-off-by: Jacky Bai <ping.bai@nxp.com> (cherry picked from commit 28d3f0fa26ff11efb98281ed603b6f44cea3c6c5)
2020-11-18MA-16438 plat:imx8/imx8m: switch to xlat_tables_v2Ji Luo
spd trusty requires memory dynamic mapping feature to be enabled, so we have to use xlat table library v2 instead of v1. Test: builds. Signed-off-by: Ji Luo <ji.luo@nxp.com>
2020-11-18plat: imx8m: Replace the magic number rdc/csu index with enum typeJacky Bai
Replace the magic number index with enum type to make RDC/CSU config more clear for user. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8m: add enum type for RDC/CSU indexJacky Bai
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
2020-11-18plat: imx8m: Add the M4 low power audio support on imx8mJacky Bai
Add the M core low power audio support on i.MX8M. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-06 02:45:54 +0000