1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
|
/** @file
PCI Host Bridge Library instance for Socionext SynQuacer ARM SOC
Copyright (c) 2017, Linaro Ltd. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available
under the terms and conditions of the BSD License which accompanies this
distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT
WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <PiDxe.h>
#include <IndustryStandard/Pci22.h>
#include <Library/ArmLib.h>
#include <Library/DebugLib.h>
#include <Library/IoLib.h>
#include <Library/PciHostBridgeLib.h>
#include <Platform/Pcie.h>
#include <Protocol/PciHostBridgeResourceAllocation.h>
#define IATU_VIEWPORT_OFF 0x900
#define IATU_VIEWPORT_INBOUND BIT31
#define IATU_VIEWPORT_OUTBOUND 0
#define IATU_VIEWPORT_REGION_INDEX(Idx) ((Idx) & 7)
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0 0x904
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MEM 0x0
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_IO 0x2
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG0 0x4
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG1 0x5
#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TH BIT12
#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0 0x908
#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN BIT31
#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE BIT28
#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_32BIT 0xF
#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_64BIT 0xFF
#define IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 0x90C
#define IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 0x910
#define IATU_LIMIT_ADDR_OFF_OUTBOUND_0 0x914
#define IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 0x918
#define IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 0x91C
#define CORE_CONTROL 0x000
#define APP_LTSSM_ENABLE BIT4
#define DEVICE_TYPE (BIT3 | BIT2 | BIT1 | BIT0)
#define AXI_CLK_STOP 0x004
#define DBI_ACLK_STOP BIT8
#define SLV_ACLK_STOP BIT4
#define MSTR_ACLK_STOP BIT0
#define DBI_CSYSREQ_REG BIT9
#define SLV_CSYSREQ_REG BIT5
#define MSTR_CSYSREQ_REG BIT1
#define RESET_CONTROL_1 0x00C
#define PERST_N_O_REG BIT5
#define PERST_N_I_REG BIT4
#define BUTTON_RST_N_REG BIT1
#define PWUP_RST_N_REG BIT0
#define RESET_CONTROL_2 0x010
#define RESET_SELECT_1 0x014
#define SQU_RST_SEL BIT29
#define PHY_RST_SEL BIT28
#define PWR_RST_SEL BIT24
#define STI_RST_SEL BIT20
#define N_STI_RST_SEL BIT16
#define CORE_RST_SEL BIT12
#define PERST_SEL BIT4
#define BUTTON_RST_SEL BIT1
#define PWUP_RST_SEL BIT0
#define RESET_SELECT_2 0x018
#define DBI_ARST_SEL BIT8
#define SLV_ARST_SEL BIT4
#define MSTR_ARST_SEL BIT0
#define EM_CONTROL 0x030
#define PRE_DET_STT_REG BIT4
#define EM_SELECT 0x034
#define PRE_DET_STT_SEL BIT4
#define PM_CONTROL_2 0x050
#define SYS_AUX_PWR_DET BIT8
#define PHY_CONFIG_COM_6 0x114
#define PIPE_PORT_SEL (BIT1 | BIT0)
#define LINK_MONITOR 0x210
#define SMLH_LINK_UP BIT0
#define LINK_CAPABILITIES_REG 0x07C
#define PCIE_CAP_MAX_LINK_WIDTH (BIT7 | BIT6 | BIT5 | BIT4)
#define PCIE_CAP_MAX_LINK_SPEED (BIT3 | BIT2 | BIT1 | BIT0)
#define LINK_CONTROL_LINK_STATUS_REG 0x080
#define PCIE_CAP_NEGO_LINK_WIDTH (BIT23 | BIT22 | BIT21 | BIT20)
#define PCIE_CAP_LINK_SPEED (BIT19 | BIT18 | BIT17 | BIT16)
#define TYPE1_CLASS_CODE_REV_ID_REG 0x008
#define BASE_CLASS_CODE 0xFF000000
#define BASE_CLASS_CODE_VALUE 0x06
#define SUBCLASS_CODE 0x00FF0000
#define SUBCLASS_CODE_VALUE 0x04
#define PROGRAM_INTERFACE 0x0000FF00
#define PROGRAM_INTERFACE_VALUE 0x00
#define MISC_CONTROL_1_OFF 0x8BC
#define DBI_RO_WR_EN BIT0
STATIC
VOID
ConfigureWindow (
IN EFI_PHYSICAL_ADDRESS DbiBase,
IN UINTN Index,
IN UINT64 CpuBase,
IN UINT64 PciBase,
IN UINT64 Size,
IN UINTN Type,
IN UINTN EnableFlags
)
{
ArmDataMemoryBarrier ();
MmioWrite32 (DbiBase + IATU_VIEWPORT_OFF,
IATU_VIEWPORT_OUTBOUND | IATU_VIEWPORT_REGION_INDEX (Index));
ArmDataMemoryBarrier ();
MmioWrite32 (DbiBase + IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0,
(UINT32)(CpuBase & 0xFFFFFFFF));
MmioWrite32 (DbiBase + IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0,
(UINT32)(CpuBase >> 32));
MmioWrite32 (DbiBase + IATU_LIMIT_ADDR_OFF_OUTBOUND_0,
(UINT32)(CpuBase + Size - 1));
MmioWrite32 (DbiBase + IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0,
(UINT32)(PciBase & 0xFFFFFFFF));
MmioWrite32 (DbiBase + IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0,
(UINT32)(PciBase >> 32));
MmioWrite32 (DbiBase + IATU_REGION_CTRL_1_OFF_OUTBOUND_0,
Type);
MmioWrite32 (DbiBase + IATU_REGION_CTRL_2_OFF_OUTBOUND_0,
IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN | EnableFlags);
}
STATIC
VOID
SnPcieSetData (
EFI_PHYSICAL_ADDRESS Base,
UINT32 Offset,
UINT32 Mask,
UINT32 In
)
{
UINT32 Data;
UINT32 Shift;
Shift = 1;
if (In) {
while (!(Mask & Shift))
Shift <<= 1;
Data = (MmioRead32 (Base + Offset) & ~Mask) | (In * Shift);
} else {
Data = MmioRead32 (Base + Offset) & ~Mask;
}
MmioWrite32 (Base + Offset, Data);
}
STATIC
UINT32
SnPcieReadData (
EFI_PHYSICAL_ADDRESS Base,
UINT32 Offset,
UINT32 Mask
)
{
UINT32 Shift;
Shift = 0;
while (!(Mask & 1)) {
Mask >>= 1;
Shift++;
}
return (MmioRead32 (Base + Offset) >> Shift) & Mask;
}
STATIC
VOID
SnDbiRoWrEn (
IN EFI_PHYSICAL_ADDRESS DbiBase,
IN INTN MaxLinkWidth,
IN INTN MaxLinkSpeed
)
{
SnPcieSetData (DbiBase, MISC_CONTROL_1_OFF, DBI_RO_WR_EN, 1);
SnPcieSetData (DbiBase, LINK_CAPABILITIES_REG, PCIE_CAP_MAX_LINK_WIDTH, MaxLinkWidth);
SnPcieSetData (DbiBase, LINK_CAPABILITIES_REG, PCIE_CAP_MAX_LINK_SPEED, MaxLinkSpeed);
SnPcieSetData (DbiBase, TYPE1_CLASS_CODE_REV_ID_REG, BASE_CLASS_CODE, BASE_CLASS_CODE_VALUE);
SnPcieSetData (DbiBase, TYPE1_CLASS_CODE_REV_ID_REG, SUBCLASS_CODE, SUBCLASS_CODE_VALUE);
SnPcieSetData (DbiBase, TYPE1_CLASS_CODE_REV_ID_REG, PROGRAM_INTERFACE, PROGRAM_INTERFACE_VALUE);
SnPcieSetData (DbiBase, MISC_CONTROL_1_OFF, DBI_RO_WR_EN, 0);
}
STATIC
VOID
PciInitController (
IN EFI_PHYSICAL_ADDRESS ExsBase,
IN EFI_PHYSICAL_ADDRESS DbiBase,
IN EFI_PHYSICAL_ADDRESS ConfigBase,
IN EFI_PHYSICAL_ADDRESS IoMemBase,
IN CONST PCI_ROOT_BRIDGE *RootBridge
)
{
SnPcieSetData (ExsBase, EM_SELECT, PRE_DET_STT_SEL, 0);
SnPcieSetData (ExsBase, EM_CONTROL, PRE_DET_STT_REG, 0);
SnPcieSetData (ExsBase, EM_CONTROL, PRE_DET_STT_REG, 1);
// 1: Assert all PHY / LINK resets
SnPcieSetData (ExsBase, RESET_SELECT_1 , PERST_SEL , 0);
SnPcieSetData (ExsBase, RESET_CONTROL_1, PERST_N_I_REG , 0);
SnPcieSetData (ExsBase, RESET_CONTROL_1, PERST_N_O_REG , 0);
// Device Reset(PERST#) is effective afrer Set device_type (RC)
SnPcieSetData (ExsBase, RESET_SELECT_1 , PWUP_RST_SEL , 0);
SnPcieSetData (ExsBase, RESET_CONTROL_1, PWUP_RST_N_REG, 0);
SnPcieSetData (ExsBase, RESET_SELECT_1 , BUTTON_RST_SEL , 0);
SnPcieSetData (ExsBase, RESET_CONTROL_1, BUTTON_RST_N_REG, 0);
SnPcieSetData (ExsBase, RESET_SELECT_1 , PWR_RST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_2 , MSTR_ARST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_2 , SLV_ARST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_2 , DBI_ARST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_1 , CORE_RST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_1 , STI_RST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_1 , N_STI_RST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_1 , SQU_RST_SEL , 1);
SnPcieSetData (ExsBase, RESET_SELECT_1 , PHY_RST_SEL , 1);
// 2: Set P<n>_app_ltssm_enable='0' for reprogramming before linkup.
SnPcieSetData (ExsBase, CORE_CONTROL, APP_LTSSM_ENABLE, 0);
// 3: Set device_type (RC)
SnPcieSetData (ExsBase, CORE_CONTROL, DEVICE_TYPE, 4);
// 4: Set Bifurcation 1=disable 4=able
// 5: Supply Reference (It has executed)
// 6: Wait for 10usec (Reference Clocks is stable)
// 7 De assert PERST# */
SnPcieSetData (ExsBase, RESET_CONTROL_1, PERST_N_I_REG, 1);
SnPcieSetData (ExsBase, RESET_CONTROL_1, PERST_N_O_REG, 1);
// 8 Assert SYS_AUX_PWR_DET
SnPcieSetData(ExsBase, PM_CONTROL_2, SYS_AUX_PWR_DET, 1);
// 9 Supply following clocks
SnPcieSetData (ExsBase, AXI_CLK_STOP, MSTR_CSYSREQ_REG, 1);
SnPcieSetData (ExsBase, AXI_CLK_STOP, MSTR_ACLK_STOP, 0);
SnPcieSetData (ExsBase, AXI_CLK_STOP, SLV_CSYSREQ_REG, 1);
SnPcieSetData (ExsBase, AXI_CLK_STOP, SLV_ACLK_STOP, 0);
SnPcieSetData (ExsBase, AXI_CLK_STOP, DBI_CSYSREQ_REG, 1);
SnPcieSetData (ExsBase, AXI_CLK_STOP, DBI_ACLK_STOP, 0);
// 10 De assert PHY reset
// 11 De assert LINK's PMC reset
SnPcieSetData (ExsBase, RESET_CONTROL_1, PWUP_RST_N_REG, 1);
SnPcieSetData (ExsBase, RESET_CONTROL_1, BUTTON_RST_N_REG, 1);
// 12 PHY auto
// 13 Wrapper auto
// 14-17 PHY auto
// 18 Wrapper auto
// 19 Update registers through DBI AXI Slave interface
SnDbiRoWrEn (DbiBase, 4 /* lanes */, /* Gen */ 2);
//
// ECAM shift mode uses bits [27:12] of the untranslated address as
// B/D/F identifiers. This only works as expected if the base of the
// region is aligned to 256 MB, or the effective bus numbers will be
// out of sync with the bus base and limit values we chose.
//
ASSERT ((ConfigBase % SIZE_256MB) == RootBridge->Bus.Base * SIZE_1MB);
MmioOr32 (DbiBase + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_IO_SPACE |
EFI_PCI_COMMAND_MEMORY_SPACE |
EFI_PCI_COMMAND_BUS_MASTER);
// Region 0: MMIO32 range
ConfigureWindow (DbiBase, 0,
RootBridge->Mem.Base,
RootBridge->Mem.Base,
RootBridge->Mem.Limit - RootBridge->Mem.Base + 1,
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MEM |
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TH,
IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_32BIT);
// Region 1: Type 0 config space
ConfigureWindow (DbiBase, 1,
ConfigBase + RootBridge->Bus.Base * SIZE_1MB,
0x0,
SIZE_64KB,
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG0,
IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE);
// Region 2: Type 1 config space
ConfigureWindow (DbiBase, 2,
ConfigBase + RootBridge->Bus.Base * SIZE_1MB + SIZE_64KB,
0x0,
(RootBridge->Bus.Limit - RootBridge->Bus.Base + 1) * SIZE_1MB - SIZE_64KB,
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG1,
IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE);
// Region 3: port I/O range
ConfigureWindow (DbiBase, 3,
IoMemBase,
RootBridge->Io.Base,
RootBridge->Io.Limit - RootBridge->Io.Base + 1,
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_IO,
0);
// Region 4: MMIO64 range
if (RootBridge->AllocationAttributes & EFI_PCI_HOST_BRIDGE_MEM64_DECODE) {
ConfigureWindow (DbiBase, 4,
RootBridge->MemAbove4G.Base,
RootBridge->MemAbove4G.Base,
RootBridge->MemAbove4G.Limit - RootBridge->MemAbove4G.Base + 1,
IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MEM,
0);
}
// enable link
if (SnPcieReadData (ExsBase, CORE_CONTROL, APP_LTSSM_ENABLE) == 0) {
SnPcieSetData (ExsBase, CORE_CONTROL, APP_LTSSM_ENABLE, 1);
}
}
STATIC CONST struct {
EFI_PHYSICAL_ADDRESS DbiBase;
EFI_PHYSICAL_ADDRESS ExsBase;
EFI_PHYSICAL_ADDRESS ConfigBase;
EFI_PHYSICAL_ADDRESS IoMemBase;
} mBaseAddresses [] = {
{
SYNQUACER_PCI_SEG0_DBI_BASE,
SYNQUACER_PCI_SEG0_EXS_BASE,
SYNQUACER_PCI_SEG0_CONFIG_BASE,
SYNQUACER_PCI_SEG0_PORTIO_MEMBASE
},
{
SYNQUACER_PCI_SEG1_DBI_BASE,
SYNQUACER_PCI_SEG1_EXS_BASE,
SYNQUACER_PCI_SEG1_CONFIG_BASE,
SYNQUACER_PCI_SEG1_PORTIO_MEMBASE
},
};
EFI_STATUS
EFIAPI
SynQuacerPciHostBridgeLibConstructor (
IN EFI_HANDLE ImageHandle,
IN EFI_SYSTEM_TABLE *SystemTable
)
{
PCI_ROOT_BRIDGE *RootBridges;
UINTN Count;
UINTN Idx;
RootBridges = PciHostBridgeGetRootBridges (&Count);
ASSERT (Count == ARRAY_SIZE(mBaseAddresses));
if (Count != ARRAY_SIZE(mBaseAddresses)) {
return EFI_INVALID_PARAMETER;
}
for (Idx = 0; Idx < Count; Idx++) {
PciInitController (mBaseAddresses[Idx].ExsBase,
mBaseAddresses[Idx].DbiBase,
mBaseAddresses[Idx].ConfigBase,
mBaseAddresses[Idx].IoMemBase,
&RootBridges[Idx]);
}
return EFI_SUCCESS;
}
|