aboutsummaryrefslogtreecommitdiff
path: root/core/arch/arm/plat-rockchip/conf.mk
diff options
context:
space:
mode:
authorHeiko Stuebner <heiko.stuebner@theobroma-systems.com>2019-10-09 23:49:00 +0200
committerJérôme Forissier <jerome@forissier.org>2019-10-31 15:43:20 +0100
commit3b4c661f736c1bf3786f1b5a2a9dec775ad07de7 (patch)
tree58134e3f7bf26b94e70202e9609b186bc4f8e42d /core/arch/arm/plat-rockchip/conf.mk
parent08ede0258e33f4ad2a6f1f890e5f165e138ad219 (diff)
plat-rockchip: make hardcoded uart optional
Rockchip SoCs can obviously use multiple uarts and while there is always a uart used on the reference designs and hence on most boards, some boards may want to use a different uart. OP-TEE can already initialize the uart from a chosen node from devicetree and only needs the hardcoded uart for really early logs which will only be needed during development. So make the hard-coded uart optional and make it configurable via the newly introduced CFG_EARLY_CONSOLE config settings. Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Acked-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Jerome Forissier <jerome@forissier.org> Reviewed-by: Etienne Carriere <etienne.carriere@linaro.org>
Diffstat (limited to 'core/arch/arm/plat-rockchip/conf.mk')
-rw-r--r--core/arch/arm/plat-rockchip/conf.mk9
1 files changed, 9 insertions, 0 deletions
diff --git a/core/arch/arm/plat-rockchip/conf.mk b/core/arch/arm/plat-rockchip/conf.mk
index 6f8c0d96..99eb4b8c 100644
--- a/core/arch/arm/plat-rockchip/conf.mk
+++ b/core/arch/arm/plat-rockchip/conf.mk
@@ -8,8 +8,16 @@ CFG_TZDRAM_START ?= 0x68400000
CFG_TZDRAM_SIZE ?= 0x00200000
CFG_SHMEM_START ?= 0x68600000
CFG_SHMEM_SIZE ?= 0x00100000
+
+CFG_EARLY_CONSOLE ?= y
+CFG_EARLY_CONSOLE_BASE ?= UART2_BASE
+CFG_EARLY_CONSOLE_SIZE ?= UART2_SIZE
+CFG_EARLY_CONSOLE_BAUDRATE ?= 1500000
+CFG_EARLY_CONSOLE_CLK_IN_HZ ?= 24000000
endif
+CFG_EARLY_CONSOLE ?= n
+
$(call force,CFG_GENERIC_BOOT,y)
$(call force,CFG_GIC,y)
$(call force,CFG_HWSUPP_MEM_PERM_PXN,y)
@@ -19,5 +27,6 @@ $(call force,CFG_PSCI_ARM32,y)
$(call force,CFG_BOOT_SECONDARY_REQUEST,y)
$(call force,CFG_8250_UART,y)
+CFG_DT ?= y
CFG_WITH_STACK_CANARIES ?= y
CFG_WITH_STATS ?= y