Age | Commit message (Collapse) | Author |
|
Reserving DDR memory is a very tricky thing to do. We always need to make
sure we don't overlap with memory regions the guest uncondionally uses.
However, we need to keep the bootwrapper code resident in memory for CPU
hotplug. So let's just move it into SRAM. There it can stay happily ever
after.
Unfortunately we need to make sure we only copy the bootwrapper to SRAM,
not a full NAND block. So this patch also introduces a bounce buffer for
NAND access.
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
When we exit the runtime services, we need to also execute our bootwrapper
code to make sure that we get into HYP mode.
This patch adds wrapping code that allows us to execute the bootwrapper code
when exiting runtime services. However we only run them for non-direct kernel
boot, as that one would run the bootwrapper twice otherwise.
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
We have 2 files that need to know the location of kernel and bootwrapper
in the physical address layout. Move the definitions to a header file so
both can use defines rather than hard coded values.
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Today we load the bootwrapper binaries before we enter a kernel using
direct kernel boot. But kernels loaded via EFI applications (like grub2)
also need to have the bootwrapper code loaded.
This patch adds a callback when we exit the runtime services and in that
case loads the bootwrapper code. This happens with direct kernel boot as
well as with grub2 boot.
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
We want to split the bootwrapper reads from direct kernel boot. For that
we need to be able to directly issue bootwrapper reads from other pieces
of code.
Move the .text/.monitor file read into its own function.
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
it is updated to 64 bit.
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
ArmInvalidateInstructionAndDataTlb because the API has been removed.
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
- [4f6d34b4] ArmPkg: Move TimerDxe and ArmArchTimerLib to new ArmGenericTimerCounterLib
- [d4bb43ce] ArmPkg: Renamed ArmArchTimerLib.h to ArmArchTimer.h
This patch fixes these errors.
Signed-off-by: Zoltan Kiss <zoltan.kiss@huawei.com>
|
|
because GET_CORE_POS macro has been removed.
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
differences from ARM GIC
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
pasting text
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Btw, adjust some latency time of serdes configuration.
Signed-off-by: Kefeng Wang <kefeng.wang@linaro.org>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Kefeng Wang <kefeng.wang@linaro.org>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Kefeng Wang <kefeng.wang@linaro.org>
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|
|
Signed-off-by: Wei Xu <xuwei5@huawei.com>
|