Age | Commit message (Collapse) | Author |
|
to be reverted
Since clk driver still can not choose parent accordingly, add testsdclk and
access register directly for simplicity
The patch can be reverted if clk driver is enhanced
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
Signed-off-by: LiXin <li.xin@linaro.org>
|
|
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
DMA need two clks to work, enable acp_clk here
1. 0xfc800000 + 0x50, bit 10
2. 0xfcA09000 + 0x30, bit 28, acp_clk
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
Add clock dts for i2c, rtc, dmac.
Signed-off-by: LiXin <li.xin@linaro.org>
|
|
Solve sysctrl redefine for hi3620.
Signed-off-by: LiXin <li.xin@linaro.org>
|
|
Add clock driver based on common clock framework to hi4511.
Signed-off-by: LiXin <li.xin@linaro.org>
|
|
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
|
|
L2 aux property is used to initialize L2 cache.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
|
The register mapping on L2 cache is wrong. So it results failure on
enabling L2 cache.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
|
Enable rtc device in hi4511 platform.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
|
Enable Hisilicon Hi4511 development platform with device tree support.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|