blob: ce788438da19f02b8a40f79ec10093e05b0c9ee2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*
* Arm SCP/MCP Software
* Copyright (c) 2018-2020, Arm Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include "low_level_access.h"
#include <cmsis_os2.h>
#include <sysdef_option.h>
#include <internal/thermal_sensor.h>
#include <mod_synquacer_system.h>
#include <fwk_log.h>
#include <fwk_status.h>
#include <inttypes.h>
#include <stdint.h>
#define DELAY_COUNTER 10
int thermal_enable(void)
{
int32_t sensor_num = sysdef_option_get_sensor_num();
int32_t i = 0;
FWK_LOG_INFO("[THERMAL] Thermal enable start");
writel(THERMAL_BASE_ADDRESS + THERMAL_ALLCONFIG_OFFSET, 0);
for (i = 0; i < sensor_num; i++) {
uint32_t sensor_offset = THERMAL_SENSOR_BASE(i);
writel(sensor_offset + THERMAL_TS_EN_OFFSET, THERMAL_ENABLE);
if (readl(sensor_offset + THERMAL_TS_EN_OFFSET) == 0) {
FWK_LOG_INFO(
"[THERMAL] Enable individual sensor #%" PRIx32 " fail", i);
return FWK_E_DEVICE;
}
writel(sensor_offset + THERMAL_TS_RESET_OFFSET, THERMAL_ENABLE);
if (readl(sensor_offset + THERMAL_TS_RESET_OFFSET) == 0) {
FWK_LOG_INFO(
"[THERMAL] Reset individual sensor #%" PRIx32 " fail", i);
return FWK_E_DEVICE;
}
}
for (i = 0; i < sensor_num; i++) {
uint32_t sensor_offset = THERMAL_SENSOR_BASE(i);
int32_t delay_counter;
for (delay_counter = 0; delay_counter < DELAY_COUNTER;
delay_counter++) {
if (readl(sensor_offset + THERMAL_TSDATA_VALID_X_OFFSET) == 1)
break;
osDelay(1);
}
}
FWK_LOG_INFO("[THERMAL] Thermal enable end");
return FWK_SUCCESS;
}
|
