1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/*
* Arm SCP/MCP Software
* Copyright (c) 2017-2019, Arm Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <fwk_element.h>
#include <fwk_id.h>
#include <fwk_macros.h>
#include <fwk_module.h>
#include <mod_system_pll.h>
#include <rdn1e1_pik_scp.h>
#include <scp_rdn1e1_pik.h>
#include <scp_system_mmap.h>
#include <config_clock.h>
static const struct fwk_element system_pll_element_table[] = {
[CLOCK_PLL_IDX_CPU0] = {
.name = "CPU_PLL_0",
.data = &((struct mod_system_pll_dev_config) {
.control_reg = (void *)SCP_PLL_CPU0,
.status_reg = (void *)&PIK_SCP->PLL_STATUS[1],
.lock_flag_mask = PLL_STATUS_CPUPLLLOCK(0),
.initial_rate = 2600 * FWK_MHZ,
.min_rate = MOD_SYSTEM_PLL_MIN_RATE,
.max_rate = MOD_SYSTEM_PLL_MAX_RATE,
.min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
}),
},
[CLOCK_PLL_IDX_CPU1] = {
.name = "CPU_PLL_1",
.data = &((struct mod_system_pll_dev_config) {
.control_reg = (void *)SCP_PLL_CPU1,
.status_reg = (void *)&PIK_SCP->PLL_STATUS[1],
.lock_flag_mask = PLL_STATUS_CPUPLLLOCK(1),
.initial_rate = 2600 * FWK_MHZ,
.min_rate = MOD_SYSTEM_PLL_MIN_RATE,
.max_rate = MOD_SYSTEM_PLL_MAX_RATE,
.min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
}),
},
[CLOCK_PLL_IDX_SYS] = {
.name = "SYS_PLL",
.data = &((struct mod_system_pll_dev_config) {
.control_reg = (void *)SCP_PLL_SYSPLL,
.status_reg = (void *)&PIK_SCP->PLL_STATUS[0],
.lock_flag_mask = PLL_STATUS_0_SYSPLLLOCK,
.initial_rate = 2000 * FWK_MHZ,
.min_rate = MOD_SYSTEM_PLL_MIN_RATE,
.max_rate = MOD_SYSTEM_PLL_MAX_RATE,
.min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
}),
},
[CLOCK_PLL_IDX_DMC] = {
.name = "DMC_PLL",
.data = &((struct mod_system_pll_dev_config) {
.control_reg = (void *)SCP_PLL_DMC,
.status_reg = (void *)&PIK_SCP->PLL_STATUS[0],
.lock_flag_mask = PLL_STATUS_0_DDRPLLLOCK,
.initial_rate = 1600 * FWK_MHZ,
.min_rate = MOD_SYSTEM_PLL_MIN_RATE,
.max_rate = MOD_SYSTEM_PLL_MAX_RATE,
.min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
}),
},
[CLOCK_PLL_IDX_INTERCONNECT] = {
.name = "INT_PLL",
.data = &((struct mod_system_pll_dev_config) {
.control_reg = (void *)SCP_PLL_INTERCONNECT,
.status_reg = (void *)&PIK_SCP->PLL_STATUS[0],
.lock_flag_mask = PLL_STATUS_0_INTPLLLOCK,
.initial_rate = 2000 * FWK_MHZ,
.min_rate = MOD_SYSTEM_PLL_MIN_RATE,
.max_rate = MOD_SYSTEM_PLL_MAX_RATE,
.min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
}),
},
[CLOCK_PLL_IDX_COUNT] = { 0 }, /* Termination description. */
};
static const struct fwk_element *system_pll_get_element_table
(fwk_id_t module_id)
{
return system_pll_element_table;
}
const struct fwk_module_config config_system_pll = {
.get_element_table = system_pll_get_element_table,
};
|
