aboutsummaryrefslogtreecommitdiff
path: root/product/n1sdp/include
AgeCommit message (Expand)Author
2020-09-08fwk: Introduce input/output componentChris Kay
2020-06-05arch: Move interrupt numbers to CMSIS configurationChris Kay
2020-05-13sds: Create an SDS region in NS-RAMPierre-Clément Tosi
2020-05-13sds: Add support for having multiple SDS regionsPierre-Clément Tosi
2020-04-23n1sdp: disable log buffering in release modeManoj Kumar
2020-03-24misc: Clean up include directivesChris Kay
2020-03-23dbg: Implement CLI UART APIs for PL011Anthony Roberts
2020-02-27product/n1sdp: add config data for ssc and system info moduleVijayenthiran Subramaniam
2020-01-03scp: Update copyright to 2020Nicola Mazzucato
2019-11-04n1sdp: add irq and base address for timer sync moduleManoj Kumar
2019-11-04n1sdp: add synchronization clock definition in SCP PIKManoj Kumar
2019-10-28n1sdp: use single SDS for mem_info and multichip infoManish Pandey
2019-10-22n1sdp: fix I2C address for DIMM SPD and C2C I2CManoj Kumar
2019-10-18n1sdp: add functions to retrieve chip ID and multichip flagsManoj Kumar
2019-10-18n1sdp: introduce multichip information SDS region.Manish Pandey
2019-07-02n1sdp: Fix incorrect SCP_I2C0_BASE addressChandni Cherukuri
2019-06-27n1sdp: create SDS structures for BL31 to load BL33 to DDRManoj Kumar
2019-04-02n1sdp: tune system clock frequencies for SoCManoj Kumar
2019-03-22n1sdp: add macro definition for DMC div by 2 bypass bit in PIK systemManoj Kumar
2019-02-18n1sdp: fix DDR PHY base address valuesManoj Kumar
2019-02-18n1sdp: add SCC macros for PCIe/CCIX PM CTRL registerManoj Kumar
2019-01-25n1sdp: increase SCP & MCP console baudrates to maximumManoj Kumar
2019-01-03copyright: Extend to 2019Ronald Cron
2018-12-21n1sdp: enable the debugger access for the apcoresDeepak Pandey
2018-12-21n1sdp/mcp_rom: update the config for MCP to use ROM by pass.Deepak Pandey
2018-12-21n1sdp/scp_rom: update the config for SCP to use ROM by pass.Deepak Pandey
2018-12-21n1sdp/scp_rom: add config file for log moduleDeepak Pandey
2018-11-30n1sdp: add PCIe/CCIX PM/RESET definitions in SCC register header fileManoj Kumar
2018-11-30n1sdp: add 64-bit AXI base addresses for n1sdp PCIe/CCIX controllersManoj Kumar
2018-11-28n1sdp: fix SCP-AP shared memory naming to be consistent with MCPManoj Kumar
2018-11-28n1sdp: add macro definitions for multichip information of SCCManoj Kumar
2018-11-28n1sdp: add mcp agent identifiers in scp's scmi header fileManoj Kumar
2018-11-28n1sdp: update scp mmap header file to include scp-mcp shared memoryManoj Kumar
2018-11-28n1sdp: add mhu & scmi header files for n1sdp MCPManoj Kumar
2018-11-15n1sdp: add pik header files for n1sdp MCPManoj Kumar
2018-11-15n1sdp: add memory map include files for n1sdp MCPManoj Kumar
2018-11-15n1sdp: add irq map for n1sdp MCPManoj Kumar
2018-10-30n1sdp: add system clock and n1sdp core header files for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add mhu/scmi/sds header files for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add fmw_cmsis.h file for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add power domain header file for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add combined pik macros header file for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add SCC register header file for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add pik header files for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add memory map include files for n1sdp SCPManoj Kumar
2018-10-30n1sdp: add SCP irq map for Neoverse N1 System Development PlatformManoj Kumar
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-13 13:27:06 +0000