summaryrefslogtreecommitdiff
path: root/rdinfra
diff options
context:
space:
mode:
authorLokesh B V <lokesh.bv@arm.com>2019-12-16 10:32:01 +0530
committerThomas Abraham <thomas.abraham@arm.com>2020-04-07 00:44:23 +0530
commit293a69c8a814796d35d90e3996ec73f089d763f5 (patch)
tree6b3d3e7c6bf6c0a7a9d0457862241fe1da903561 /rdinfra
parent96d1b2dac2765be79484c8d6013ffed7716a7eb2 (diff)
platform/rddaniel: add model parmeters to bypass TZC
By default, TZC blocks all the accesses to DRAM. So setup the model parameters required to bypass the TZC for all memory accesses. This patch should be reverted when firmware (tf-a) supports the required configuration for TZC during boot. Change-Id: Ieebb67f741fe5fa2e1096b6249aff1ae27c126cf Signed-off-by: Lokesh B V <lokesh.bv@arm.com>
Diffstat (limited to 'rdinfra')
-rwxr-xr-xrdinfra/platforms/rddaniel/run_model.sh16
1 files changed, 16 insertions, 0 deletions
diff --git a/rdinfra/platforms/rddaniel/run_model.sh b/rdinfra/platforms/rddaniel/run_model.sh
index f1e0a89..bebce27 100755
--- a/rdinfra/platforms/rddaniel/run_model.sh
+++ b/rdinfra/platforms/rddaniel/run_model.sh
@@ -249,6 +249,21 @@ echo
${MODEL} --version
export FASTSIM_CMN600_INTERNAL_RNSAM=1
+TZC_BYPASS_PARAMS=" \
+ -C css.mem.tzc0.tzc400.rst_gate_keeper=0x0f \
+ -C css.mem.tzc0.tzc400.rst_region_attributes_0=0xc000000f \
+ -C css.mem.tzc0.tzc400.rst_region_id_access_0=0xffffffff \
+ -C css.mem.tzc1.tzc400.rst_gate_keeper=0x0f \
+ -C css.mem.tzc1.tzc400.rst_region_attributes_0=0xc000000f \
+ -C css.mem.tzc1.tzc400.rst_region_id_access_0=0xffffffff \
+ -C css.mem.tzc2.tzc400.rst_gate_keeper=0x0f \
+ -C css.mem.tzc2.tzc400.rst_region_attributes_0=0xc000000f \
+ -C css.mem.tzc2.tzc400.rst_region_id_access_0=0xffffffff \
+ -C css.mem.tzc3.tzc400.rst_gate_keeper=0x0f \
+ -C css.mem.tzc3.tzc400.rst_region_attributes_0=0xc000000f \
+ -C css.mem.tzc3.tzc400.rst_region_id_access_0=0xffffffff \
+ "
+
PARAMS="-C css.cmn_rhodes.mesh_config_file=$PATH_TO_MODEL/rhodes_daniel_cfgm.yml \
-C css.cmn_rhodes.force_on_from_start=1 \
--data css.scp.armcortexm7ct=$OUTDIR/scp_ramfw.bin@0x0BD80000 \
@@ -270,6 +285,7 @@ PARAMS="-C css.cmn_rhodes.mesh_config_file=$PATH_TO_MODEL/rhodes_daniel_cfgm.yml
-C soc.pl011_uart1.unbuffered_output=1 \
-C css.pl011_uart_ap.unbuffered_output=1 \
${MODEL_PARAMS} \
+ ${TZC_BYPASS_PARAMS} \
${EXTRA_MODEL_PARAMS}"
if [ "$AUTOMATE" == "true" ] ; then