1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
/** @file
*
* PEP device tables
*
* Copyright (c) 2018, Andrei Warkentin <andrey.warkentin@gmail.com>
* Copyright (c) Microsoft Corporation. All rights reserved.
*
* SPDX-License-Identifier: BSD-2-Clause-Patent
*
**/
#include "Pep.h"
PEP_PROCESSOR_TABLE_PLAT RPI3Processors = {
1, // Version
1, // NumberProcessors
{ // ProcessorInfo
{ // [0]
L"\\_SB.CPU0", // DevicePath, wchar_t[16]
0, // FeedbackCounterCount
0x00000000, // Flags
0, // NumberIdleStates
0, // NumberPerfStates
{ // IdleInfo
},
{ // perfinfo
}
}
}
};
PEP_COORDINATED_STATE_TABLE_PLAT RPI3CoordinatedStates = {
1, // Version
1, // CoordinatedStateCount
{ // CordinatedStates[]
{ // [0]
{ // DependencyInfo
{ // [0]
1, // ExpectedState
0, // TargetProcessor
0x0 | 0x2 | 0x4, // LooseDependency = FALSE, InitialState = TRUE, DependentState = TRUE
}
},
SOC_STATE_TYPE, // StateType
0x1, // Flags
0, // Latency
0, // BreakEvenDuration
1, // DependencyCount
1, // MaximumDependencySize
}
}
};
PEP_DEVICE_TABLE_PLAT RPI3Devices = {
1, // Version
1, // NumberDevices
{ // DeviceInfo
{ // [1]
L"\\_SB.I2C0", // DevicePath, wchar_t[16]
0x1 | (1 << 3), // DStateSupportMask (D0 and D3)
1, // NumberCompoenents
{ // DStateRequirement
{ // [0]
PowerDeviceD3 // DState
}
},
{ // FStateRequirement
{ // [0]
{ // FState
{ // [0]
0
}
}
}
}
}
}
};
|
